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Abstract 
To discover general principles of biological sensorimotor control, insects have 
become remarkably successful model systems. In contrast to highly complex 
mammals, the functional organization of the insect nervous system in combination 
with a well-defined behavioural repertoire turned out to provide ideal conditions for 
quantitative studies into the neural control of behaviour.   In addition, the search for 
biologically inspired control algorithms has further accelerated research into the 
neuronal mechanisms underlying flight and gaze stabilization, especially in blowflies. 
However, recording the neuronal activity in freely behaving insects, in particular in 
comparatively small insects such as blowflies, still imposes a major technical 
challenge. To date, electrophysiological recordings in unrestrained flies have never 
been achieved.  This thesis describes the design and testing of a micro recording 
probe to be used for monitoring extracellular electrical activity in the nervous system 
of freely moving blowflies. In principle, this probe could also be used to study the 
neuronal control of behaviour in any other animal species the size of which is bigger 
than that of a blowfly.   
 
The nature of neuronal signals and the objective to record neuronal activity 
from behaving blowflies puts massive constraints on the specifications of the probe. I 
designed a differential amplifier with high gain, high linearity, low noise, and low 
power consumption.  To fit the probe in the blowfly‟s head capsule and in direct 
contact with the animal‟s brain, the amplifier is on an unpackaged die.  The neuronal 
signals are in the order of a few 100s of µV in amplitude.  To be able to digitize such 
small signals >1000 times amplification is desirable.  The small signal amplitudes 
  4 
also necessitate minimization of circuit noise.  Linearity is necessary to prevent 
distortion of signal shape.  Since connecting wires would impede movement of the 
animal, the probe would need to be powered by batteries.  Therefore, low power is 
needed for two reasons: (i) to increase battery life, and therefore recording time, and 
(ii) because heat caused by power expenditure may damage the blowfly‟s brain or 
change its behaviour.  To reduce power consumption I used CMOS transistors biased 
in the subthreshold region and a 2.2 V low power supply.    
 
The amplifier was characterized after fabrication by means of measuring its 
frequency response, linearity, and noise.  I also recorded signals from a blowfly‟s 
brain and compared the performance of my recording probe with the performance of a 
high specification commercial amplifier in the time and frequency domains.    
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1 Introduction 
This thesis describes the development and the properties of a micro-recording 
probe that can be inserted into a blowfly‟s head capsule and fixed to its cuticle to 
allow recording of neuronal signals, while the fly freely moves.  The thesis is divided 
into four chapters.  This chapter describes the motivation behind recording from 
mobile insects, has a general overview of relevant fly biology (Section 1.1), reviews 
similar miniature recording probes (Section 1.2), and describes basic circuitry to help 
in the understanding of the circuits described in later chapters (Section 1.4).  Chapter 
2 describes the design and simulation of the circuit.  Chapter 3 shows the layout 
design and presents the results from dry and wet testing of the probe.  Chapter 4 
summarizes and discusses the work presented in this thesis as well as listing future 
work in this area.   
1.1 Motivation 
Stabilization reflexes controlling gaze and postural equilibrium concern all 
animal species and the neural processes underlying these behaviours reflect general 
principles of neural function (Miles & Wallman, 1993). Gaze-stabilization is defined 
as a behaviour in which an animal holds its visual image steady to reduce motion blur 
and establish a default orientation of the visual input. As an animal locomotes it 
visually perceives pattern motion referred to as optic flow (Gibson, 1979; Barron, 
Fleet, & Beauchemin, 1994).  Optic flow is caused by both translations and rotations 
of the animal, but only translation-induced optic flow can be used to extract 
information about the environment such as distance to objects.  However, visual 
information due to an animal moving through space is overwhelmed by rotations of 
the animal (Koenderink & van Doorn, 1987). To reduce the effect of rotation-induced 
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optic flow animals perform compensatory head and eye movements which keep their 
gaze steady (Britten, 2008). For the study of neural mechanisms controlling gaze 
stabilization in animals, insects and flies are particularly well suited (Krapp & 
Wicklein, 2008).  They have brains which are many orders of magnitude less complex 
in terms of numbers of neurons and are therefore easier to reverse engineer than 
mammals. 
 
Understanding the design of control architectures employed by flies could lead 
to better image stabilization and flight control systems made by humans, because 
insects have better performance than technical systems carrying out these tasks.  The 
excellent manoeuvrability of flying insects has been extensively studied (Egelhaaf & 
Kern, 2002; Taylor & Krapp, 2007; Krapp & Wicklein, 2008).  Flies are unstable 
aerodynamically, which provides them with great manoeuvrability if combined with 
fast, precise control to remain stable. They make use of highly redundant 
measurements along non-orthogonal axis to cancel out noise and calculate responses 
to specific types of perturbations pertinent to their flight characteristics (Taylor & 
Krapp, 2007). Due to the use of many sensors and fast parallel processing they can 
react quickly to disturbances. 
 
Biologists have taken different approaches to try to understand how an insect‟s 
nervous system controls flight. These include behavioural studies to characterize 
insect responses to environmental stimuli and electrophysiology experiments to 
understand the underlying neural mechanisms. However, there are some difficulties in 
performing electrophysiology experiments. For example, it requires precise placement 
of an electrode near a neuron, which is a difficult art in itself that takes much practice. 
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Any relative movements between the electrode and the neuron reduce the quality of 
the neuronal signals measured.  Therefore, except for a few cases where recordings 
were made from tethered behaving animals (Heide, 1983; Chiappe, Seelig, Reiser, & 
Jayaraman, 2010; Maimon, Straw, & Dickinson, 2010), most electrophysiology 
experiments have been performed on restrained flies. In these “open-loop” 
experiments, the neuronal response is measured without feeding back the behavioural 
response of the animal to the stimulus it encounters next. To date, brain activity in 
freely flying flies has never been recorded. Electrophysiology experiments on moving 
flies, where the behavioural feedback affects the stimuli are called “closed-loop 
experiments.” Such experiments would be interesting for three reasons.  First of all, it 
would allow us to study the neural processing of sensory information during natural 
stimulation of sensory modalities such as the mechanosensory halteres (cf. Section 
1.1.3) that require actual body movements under closed-loop conditions.  Second, it 
would allow us to address a long-standing question: how does the fly nervous system 
integrate information provided by all available sensory modalities? Third, it would 
allow us to study the neural mechanisms governing multisensory control, which 
would facilitate the correlation between neural activity and fly behaviour.   
  
Although closed-loop, electrophysiology experiments with freely moving flies 
have not been performed some attempts have been made towards achieving this goal. 
In their mini-review article, Frye & Dickinson (2001) divided previous 
electrophysiology experiments into three paradigms for studying visuomotor control 
of flight.  The first paradigm consists of traditional electrophysiology experiments 
where stationary flies were presented motion patterns to quantify the responses of 
visual interneurons (Egelhaaf & Reichardt, 1987; Krapp, Hengstenberg, & 
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Hengstenberg, 1998).  The second and third paradigms are so-called “replay 
experiments”. Kimmerle & Egelhaaf (2000) visually stimulated a tethered flying fly 
while measuring torque induced by its turning responses, and used the measured 
responses to control future visual stimuli.  Later they replayed the visual stimuli 
observed in the first experiment to a fly while recording from visual neurons.  In this 
way, the responses to the visual stimuli could be compared with the behaviour seen in 
the first part of the study. Kern, Petereit, & Egelhaaf (2001) filmed a freely walking 
fly and used the fly‟s path to reconstruct its observed optic flow.  They then replayed 
that optic flow to a stationary fly while recording neural activity again, to compare 
electrophysiological signals with behavioural data.  Similarly, Kern, van Hateren, 
Michaelis, Lindemann, & Egelhaaf (2005) allowed a fly to fly freely in a cage, whose 
inner walls were covered with pictures of foliage, while they tracked the fly‟s 
direction of gaze by measuring changes in magnetic fields caused by coils attached to 
the fly‟s head.  After recording the flight trajectory, they reconstructed the fly‟s visual 
input, which they replayed while measuring the responses of tangential cells. 
Warzecha & Egelhaaf (1996) performed electrophysiological experiments under 
closed-loop conditions. They presented a tethered fly with a visual pattern while 
recording from a tangential cell to control the animal‟s visual surroundings.  These 
experimental paradigms allowed recording the responses of cells to more naturalistic 
and closed-loop conditions.  However, only a single sensory system—vision—could 
be stimulated during recording. 
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Table 1.1: Eight mechanisms proposed to be involved in roll perception (Hengstenberg, 1991; 
Hengstenberg, 1993) The pictures show schematics meant to represent the type of stimuli involved with each 
mechanism.  (A) through (D) are vision- based and (E) through (H) are mechanosensory- based 
mechanisms, respectively.  (A) through (C) are measured by the compound eyes and include measuring 
wide field pattern motion schematized by a grating pattern moved around the fly (A), edge orientation (B), 
and the “tonic dorsal light response,” in which the fly orients its head to equalize illumination of its eyes (C).  
When exposed to visual motion, the fly rotates its head to follow the pattern and reduce visual slip speed.  
Edge orientation can be used to align the head with the horizon in the environment.  The dorsal light 
response is used like an artificial horizon in an airplane to maintain an upright orientation.  The fourth 
visual mechanism shown in (D) is the “phasic dorsal light response.”  This mechanism is performed by a 
second type of visual system called the “ocelli” (cf. Section 1.1.2).  (E) is performed by the halteres (cf. 
Section 1.1.3), which measure changes in angular velocity, and is used to correct for high speed 
disturbances. (F) and (G) is a measure of load on each wing or leg caused by motion through air or gravity 
pulling the insect towards the ground, respectively.  (H) is performed by sensors that measure the amount of 
head rotation with respect to its thorax.  Further explanation in text. Modified from (Hengstenberg, 1991). 
(A) PATTERN MOTION 
(compound eyes) 
 
(B) EDGE ORIENTATION 
(compound eyes) 
 
(C) TONIC DORSAL LIGHT 
(compound eyes) 
 
(D) PHASIC DORSAL LIGHT 
(ocelli) 
 
(E) SELF-MOTION      
(halteres) 
 
(F)    WING-LOAD          
(wing camp. sensilla) 
 
(G)          GRAVITY                 
(leg proprioceptors) 
 
(H)      HEAD POSTURE        
(neck sense organs) 
 
To perform gaze- and self-stabilization behaviours, the fly integrates 
measurements from multiple sensory modalities. Hengstenberg (1991; 1993) 
proposed eight sensory mechanisms in flies (shown in Table 1.1) involved in roll 
detection alone.  In behavioural experiments, he measured each mechanism‟s specific 
contribution to compensatory head roll by subjecting the fly to visual motion or 
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rotations of its body stimulating individual or groups of sensory mechanisms.  
Hengstenberg‟s objective was to study how sensory information was integrated to 
generate compensatory head movements (Table 1.1). Four mechanisms he describes 
(Table 1.1 A-D) were vision-based, the first three of which (Table 1.1 A-C) involved 
the fly compound eyes.  The fourth mechanism (Table 1.1 D) is performed by the 
ocelli.  The last four (Table 1.1 E-H) are mechanosensory mechanisms. 
1.1.1 The Fly Compound Eye 
In blowflies, the compound eyes are made up of several thousand facets, 
called ommatidia, each of which collects light intensity at a small portion of the fly‟s 
visual field, like a pixel in a digital camera (Land, 1997).  Reviews of the fly visual 
system can be found in (Krapp & Wicklein, 2008) and (Borst & Haag, 2002).  Each 
ommatidium contains a lens focusing light onto eight photoreceptors.  Signals from 
most of the photoreceptors are sent to the first of three consecutive visual processing 
stages or neuropils called the lamina. The second and third neuropils are the medulla 
and lobula complex (Figure 1.1 A).  The lobula complex is split into the anterior 
lobula and the posterior lobula plate.  Within the lobula plate are neurons called 
Lobula Plate Tangential Cells (LPTCs) whose large size has facilitated their 
electrophysiological characterization.  The visual system is organized in a bilateral-
symmetric way (Figure 1.1 A) where the lobula plates supporting the left and the right 
eye each contain about 60 different LPTCs.  
 
24  Introduction 
  
 
 (A) 
 
(B) 
 
(C) 
Figure 1.1 (A) Fly visual system.  The fly visual neuropils are highlighted in green.  Modified from (Borst & 
Haag, 2002) (B) Fly Elementary Motion Detector (EMD).  This neural circuit measures local visual field 
pattern motion.  The red hexagons represent neighbouring ommatidia.  The rectangular blocks labelled “” 
represents a temporal delay.  Each circle with an “x” is a multiply block.  This stage multiplies the output of 
an undelayed signal from one ommatidia with a delayed signal from the other.  The large block with “” 
represents an LPTC, where the inputs from several EMD subcircuits are integrated.  Modified from 
(Reichardt & Egelhaaf, 1988) (C) LPTC neuron, H1, morphology and receptive field map.  Modified from 
(Krapp, Hengstenberg, & Egelhaaf, 2001). For further explanation see text.   
LPTCs respond to visual motion in a directional-selective way.  They integrate 
information from local neural circuits called Elementary Motion Detectors 
(EMDs)(Reichardt, 1957; Reichardt & Egelhaaf, 1988; Buchner, 1984).  Figure 1.1 B 
shows an EMD input to an LPTC.  EMDs analyze visual motion within a small part of 
a fly‟s field of view.  They perform a spatio-temporal correlation of light intensities 
×
τ
Σ
×
τ
+ -
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obtained from two neighbouring ommatidia, one of which is delayed. The EMD in 
Figure 1.1 B will excite the LPTC when the direction of motion is from left to right 
and inhibit the LPTC for leftward motion.  Each LPTC selectively integrates the 
outputs of thousands of EMDs across the field of view to estimate the fly‟s self-
motion based on optic flow (Krapp & Hengstenberg, 1996).   This way the receptive 
field of each LPTC matches a specific optic flow field that is generated during a 
certain self-motion of the animal.  The receptive field of many LPTCs can be 
described as a set of vectors whose size and orientation indicate the neuron‟s local 
sensitivity and preferred direction of motion.  For example, an identified LPTC, the 
H1 cell (Figure 1.1 C) responds to back to front motion presented to one eye (Krapp, 
Hengstenberg, & Egelhaaf, 2001).  The H1 cell in the left lobula plate, for instance, 
will be excited by rotations of the animal around its vertical body axis to the left 
causing back-to-front motion over the left eye.    
1.1.2 The ocelli 
In addition to the compound eyes, flies have a second visual system, the ocelli.  
The ocelli are three small lens eyes positioned on the top of the head (Schuppe & 
Hengstenberg, 1993). They are involved in stabilization reflexes (Hengstenberg, 
1993), and can be used to generate quicker responses to sudden changes in flight 
attitude than the compound eyes, because the information they measure is only 
minimally processed and rapidly propagated (Parsons, Krapp, & Laughlin, 2006).  
The ocelli integrate light over more than 1/3 of the dorsal visual hemisphere and are 
therefore less well suited to resolve fine image detail. Such massive spatial 
integration, and the fact that ocelli lenses produce an under-focused image make the 
ocelli act as a spatial low pass filter.  
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Figure 1.2: (A) Drawing of fly.  (B) Close-up view of a fly haltere. (C) Photograph of the three fly ocelli 
circled in red. (D) Photograph of fly haltere circled in yellow.  (A) and (B) modified from (Hengstenberg, 
1993) 
1.1.3 The Halteres 
A third sensory modality contributing to multisensory integration is the haltere 
system (Figure 1.2).  It consists of the vestigial remains of the fly‟s ancestors‟ pair of 
hind wings, which beat in anti-phase to the front wings. By monitoring Coriolis forces 
halteres can measure changes in angular velocity the fly encounters during flight 
(Nalbach & Hengstenberg, 1994). The fast signal transduction and short neuronal 
pathway of the haltere system can help the fly respond to changes in angular velocity 
up to more than 1000º/s.  
 
Hengstenberg (1993; 1991) performed behavioural experiments to 
characterize the integration of measurements by the different sensory modalities.  He 
found that each of the different modalities responds best to stimuli within different 
dynamic ranges: the halteres cover the fast, the ocelli the middle range, and the 
compound eyes the slow dynamic range, respectively (Figure 1.3). By integrating 
information from multiple sensor systems, the fly extends its overall dynamic range 
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when dealing with disturbances during flight despite the limited bandwidth of each 
individual modality.  
 
How this information is integrated at the neuronal level is not very well known 
yet, but behavioural evidence suggests a linear summation of the individual sensory 
components (Hengstenberg, 1991; Hengstenberg, 1993). Electrophysiological studies 
indicate a convergence of signals from different modalities at the level of LPTCs, 
descending neurons, and neck motor neurons (Wertz, Borst, & Haag, 2008; Haag, 
Wertz, & Borst, 2007).  Additionally, identified LPTC neurons, which primarily 
process information from the compound eyes, have been shown to also respond to 
stimulation of the ocelli (Parsons, Krapp, & Laughlin, 2006; Parsons, Krapp, & 
Laughlin, 2010), and neck motor neurons, which have been shown to respond to 
visual motion, are gated by the halteres (Huston & Krapp, 2009). 
 
The fly is an ideal system to study multisensory integration because their 
behaviour is well characterized and the neural circuits providing sensory signals are 
well understood.  In particular the fact that multimodal integration can be observed at 
the level of the spiking LPTCs (Parsons, Krapp, & Laughlin, 2006; Parsons, Krapp, & 
Laughlin, 2010), the input and output connectivity of which is well specified, will 
benefit further quantitative studies under closed loop conditions.  The work described 
in this thesis has the goal of designing a micro-recording probe for freely flying flies.  
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Figure 1.3: Each modality has a different dynamic range. For each figure: HR=Head Roll; TV= Thorax 
Velocity; λ=Pattern wavelength; N=number of flies used; and n=total number of trials. Compensatory head 
roll from a rotated fly in an approximation of a sky-ground scenery reached a maximum at 500º/sec (A).  
When the fly was physically rotated without visual information (B) its response only begins for rolls above 
50º/sec and reaches a maximum of 1000º/sec.  When the fly only observed visual pattern movement without 
itself moving (C), its behavioural response peaked at ~70º/sec.  The dorsal light response (D) induces 
behaviour over a wide dynamic range from about 500º/sec down to constant luminance differences between 
the two eyes. Summing the responses generated by the various mechanisms results in a similar plot as 
shown in (A).  Picture modified from (Hengstenberg, 1993) 
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1.2 Micro recording probe 
Miniature recording probes have been developed for freely moving insects, 
which are much larger than the fly, but not yet the fly.   I will next review some of 
these probes.   
 
Figure 1.4: Recording package mounted on locust.  Two silver transmission antennae reach in front of the 
locust’s head.  A small printed circuit board (PCB) is glued to the back of the locust’s thorax and several 
recording electrodes located behind the PCB can be inserted into the locust’s body.  Picture modified from 
(Harrison, Fotowat, Chan, Kier, Leonardo, & Gabbiani, 2010). 
Harrison, Fotowat, Chan, Kier, Leonardo, & Gabbiani (2010) describe a 
miniature system that combines circuitry for capturing neural from an identified 
descending neuron called DCMD, electromyography (EMG) from two muscles, and 
kinematic data from freely moving locusts (Figure 1.4).  The authors developed a low 
power integrated circuit design to amplify and digitize two neuronal signals and two 
EMG signals from extracellular electrodes.  These signals together with three 
acceleration signals measured by a microelectromechanical systems (MEMS) 
accelerometer were transmitted to a remote digital receiver using radio frequency.  
The EMG and neural amplifiers achieved a gain of 100 and 1000, respectively, and 
Transmission 
antennae
Recording 
electrodes
Recording 
electronics
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both used a 3 V power supply fed by two 130 mg silver oxide batteries. Their custom 
chip, batteries, and the MEMS chip were placed on a small 13x9 mm
2
 printed circuit 
board (PCB) with a weight of 0.79 g.  The system was tested on a restrained 
dragonfly, recording simultaneously with their amplifier and a commercial 
electrophysiology amplifier from the animal‟s descending neuron MDT1 in the 
ventral nerve cord.  Their system was very good and recorded clear, undistorted 
signals with a high signal to noise ratio.  However the system requires too much 
power (3.6 mW) for batteries small enough to be carried by a fly and, while it works 
well on larger insects such as locusts, is too large to be used on a fly. 
 
Figure 1.5: Schematic of cockroach recording probe.  A small PCB with a transmitter is glued to the 
cockroach’s back and a small Polyimide ribbon cable stretches around the cockroach’s thorax to an 
opening underneath where electrodes were attached to the cockroach’s ventral nerve cord.  Modified from 
(Takeuchi & Shimoyama, 2004) 
 Takeuchi & Shimoyama (2004) designed a miniature system for recording 
from freely walking cockroaches Periplaneta americana (Figure 1.5).  Their system 
included an amplifier and a radio frequency (RF) transmitter on a small PCB attached 
to the cockroach‟s dorsal thorax.  The size and weight of the system was 15x8mm2 
thorax
Polyimide film
ventral nerve cord
Vaseline
SMA 
microelectrode
Polyimide 
ribbon cable
leg
telemeter
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and 0.1g respectively. They designed and fabricated a microelectrode array using 
shape memory alloy (SMA) thin films.  In combination with a RF-telemetry system, 
the electrodes were wrapped around the ventral nerve cord and were covered with 
Vaseline to insulate it and prevent the animal from drying out.  With this system they 
were able to transmit recorded neural activity during free walking behaviour, and they 
claimed to have good SNR, but the 15x8mm
2
 probe is larger than and therefore 
unsuitable for recording from a behaving fly. 
 
Holzer & Shimoyama (1997) placed a backpack on a freely walking 
cockroach that they used to stimulate the cockroach‟s antennae.  They were able to 
control the cockroach and steer it on command by stimulating one of the antennae.  
The cockroach would steer away from the side of stimulation.    
 
 Ando, Shimoyama, & Kanzaki (2002) described a system for recording and 
transmitting muscle potentials (EMGs) from freely flying hawkmoths (Agrius 
convolvuli) (Figure 1.6).  The system weighed 0.25g. which added 20% to the 
animal‟s mass.  The transmitter was attached to the ventral side of the abdomen of the 
moth.  Copper wires (100µm in diameter, insulated except at the tip) were used as 
electrodes and were inserted into flight muscles through holes cut into the cuticle. A 
single common reference electrode was inserted into the abdomen.  The system was 
used to record from several bundles of the indirect depressors, dorsal longitudinal 
muscles or the upper bundle of the direct wing retractors. Muscle signals were 
amplified and transmitted during free flight. 
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Figure 1.6: Amplifier and transmitter for freely flying moths.  The top panel shows the circuit diagram of 
the recording probe.  The bottom left panel shows the probe with a scale bar.  The bottom right panel shows 
a moth with the probe attached to its ventral thorax.  Modified from (Ando, Shimoyama, & Kanzaki, 2002) 
 Being 13x9mm
2
 for the Harrison et al (2010) probe and 15x18mm
2
 for the 
Takeuchi & Shimoyama (2004) probe, these probes are physically larger than a fly 
and much too large to fit on or be carried by a fly.  They were also all used to record 
from large systems such as a muscle, a large descending neuron, or nerve bundles. In 
contrast we aim, with our system, to record from individual, identified neurons in the 
fly‟s brain.  Additionally, while the Harrison et al (2010) probe has enough gain (60 
dB) for our purposes, the Takeuchi & Shimoyama (2004) probe does not (40 dB) and 
the Ando, Shimoyama, & Kanzaki (2002) probe does not even have an amplifier (cf. 
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Chapter 2.1 for more on the specifications for the amplifier).  Therefore, although 
these work well on larger, freely moving insects and transmit recorded data they are 
impractical for recording neural signals from a fly‟s brain. 
1.3 Fly head capsule dimensions 
Being part of a biological system the size of a fly‟s head varies with genetics 
and conditions during development.  To get an idea of the space a micro-recording 
chip would need to fit, I made a series of measurements of several flies‟ heads.  
Because they do not have standard geometric shapes I needed to define anatomical 
reference points for the measurements.  First I measured the dimensions of the flies‟ 
rear head capsule (Figure 1.7).  Measuring from the centre of the neck to the most 
distal part of the caudal eye equator, the distance was 1.9 +/- 0.2 mm.  Next, I 
measured the distance from the dorsomedial to the ventral margins of the eyes which 
amounted to 2.1 +/- 0.3 mm.  And finally the height of the head down the centre, from 
the mouth piece to the ocelli was 2.7 +/- 0.3 mm.  That means a fly head is roughly 2-
2.5 mm tall by 4mm wide.   
 
Figure 1.7: (A) head capsule dimensions.  (B) Dimensions of hole in head capsule.  Further information in 
text. 
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Next, to determine the maximum space available for a micro-recording probe 
in the headcapsule, I cut the largest hole possible into the head capsule without 
damaging or distorting the head of the fly. I measured the dimensions of this hole, 
which is shown in Figure 1.7.  The width of this hole at its widest point is 1.3 +/- 
0.1mm and its height 2.0 +/- 0.3mm.  The width of the exposed lobula plate was 
roughly 0.53 +/- 0.09 mm.   
1.4 Overview of basic electronics 
To aid in understanding the rest of the thesis, this section gives a brief 
overview of electronics.  The basic building blocks of the types of circuits used in this 
thesis are NMOS and PMOS transistors (cf. Section 3.1).  Using these transistors 
several basic circuits can be realized (cf. Section 3.2), from which in turn other more 
complex are built up, such as current mirrors (cf. Section 3.3), voltage buffers (cf. 
Section 3.4), and differential amplifiers (cf. Section 3.5).  A final circuit that is used 
in the work described by this thesis is an operational amplifier (opamp) (cf. Section 
3.6). 
1.4.1 Transistors: Behaviour and Equations 
The circuit I developed uses a type of transistor called a metal oxide silicon 
field effect transistor (MOSFET). Johns & Martin (1997) and Razavi (2001) provide 
more information on MOSFETS.  An in-depth account of the subjects is given by 
Gray, Hurst, Lewis, & Meyer (2001). Here I will only briefly describe the definitions 
of the types of MOSFETs used, their function, and their layout on silicon.  The circuit 
uses two complimentary kinds of MOSFETS: N-channel MOSFETs (NMOS) and P-
channel MOSFETs (PMOS).  Semiconductor devices such as transistors are 
manufactured on a silicon substrate.  The element silicon is used because of its 
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chemical property allowing it to donate or receive four electrons when forming 
chemical bonds.  When discussing semiconductors, the current is carried by what is 
referred to as “free carriers” or, more specifically “free electrons” or “free holes”.  
MOSFETs use regions of “N-doped” and “P-doped” silicon.  Dopants are impurities 
added to the silicon substrate that modify its chemical and electrical properties.  N-
dopants are elements such as phosphorus and arsenic that donate free electrons.  P-
dopants are elements such as boron that accept electrons and have free “holes”.  
 
As shown in Figure 1.8, an NMOS is made of two N-doped depletion regions 
in a P-doped substrate, and a PMOS transistor has two P-doped regions in an N-doped 
substrate.  In technologies that allow us to use both NMOS and PMOS transistors, 
typically, the silicon substrate is P-doped and N-doped regions called “wells” or 
“tubs” are added to the substrate, in which PMOS transistors can be realized.  Over 
and between the two depletion regions a highly resistive material is deposited on the 
transistor, on top of which is deposited, in turn, a conductive material such as a metal 
layer or a heavily doped non-crystalline silicon layer, typically called “polysilicon”.  
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Figure 1.8: MOSFET implementation in silicon. (A) NMOS and PMOS transistors.  An NMOS consists of 
two N-doped regions in the P-doped substrate.  PMOS transistors contain two P-doped regions 
implemented in an N-doped well within the P substrate.  Bridging the two regions of each type of transistor 
is a metal-oxide (SiO2) insulation region and a conductor placed on top.  This conductor is called the Gate of 
the transistor.  The two N regions in the NMOS and the two P regions in the PMOS are called the Drain and 
Source.  The drain and source are physically the same; the only difference is the voltage gradient.  In 
NMOS transistors, the drain is always at the higher voltage while in PMOS transistors it is at a lower 
voltage.  (B) When VGS=VG-VS>VTH, the threshold voltage, a channel forms bridging the drain and source.  
This channel consists of electrons pulled into the region to counteract the positive charge on the gate.  After 
a channel has formed current can flow through the transistor.  As the voltage on the drain rises, VGD=VG-VD 
decreases shrinking the size of the channel on the drain side.  (C) NMOS in saturation region.  When 
VGD<VTH the channel on the drain side of the transistor completely disappears.  This state is called “pinch-
off”. After it occurs the transistor is in the “saturation region” and pushes a current that is almost 
independent of VDS. 
The two depletion regions are called the “drain” and “source”.  There is no 
physical difference between the two; the voltage difference between the two defines 
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which is drain and source.  For NMOS transistors the drain is the N-region with the 
higher voltage.  In PMOS transistors, the drain is the P-region with the lower voltage.   
 
The conductive material above the insulator is called the “gate”. Important 
properties defining a transistor‟s behaviour are the width and length of its gate, where 
the length is the distance between the drain and source. In an NMOS transistor as the 
gate voltage increases an opposite charge is induced in the silicon underneath the 
gate.  At sufficiently high gate voltages a layer of electrons forms under the gate 
connecting the drain and source.  This region of charge is called a channel.  Once the 
channel has formed, the transistor can be considered switched on and can conduct 
current between the drain and source. The voltage required to generate the channel is 
called the threshold voltage or VTH.  Negative gate voltages generate a positively 
charged channel and activate PMOS transistors.   
 
After the transistor is switched on, increasing the voltage at the drain will start 
to push a current across the transistor.  However as the drain voltage approaches the 
gate voltage the channel depth on the drain side of the transistor begins to shrink.  As 
the voltage from the gate to the drain, VGD, drops below VTH the channel disappears on 
the drain side.  This is referred to as “pinch-off”. The gate source voltage is referred 
to as VGS and equals the voltage at the gate, VG, minus the voltage at the source, VS.  A 
second important voltage is VDS or VD, the drain voltage, minus the source voltage, VS.  
Finally, ID is the current travelling through the transistor from drain to source.   
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Figure 1.9: Plot of the current, ID, through a transistor from the drain to the source versus the drain-source 
voltage, VDS.  Higher blue lines correspond to larger gate-source voltages.  In the saturation region the 
curves become more flat and the slope is almost 0, meaning that the current in this region is almost 
independent of the drain-source voltage, but instead is defined almost completely on the gate-source voltage.   
The blue curves in Figure 1.9 show the relationship between VGS, VDS and ID, 
the current pushed from the drain and the source. Figure 1.11 A shows the 
relationship between VGS and ID for a constant VDS.  While VGS is smaller than VTH 
almost no current flows through the transistor, but after the transistor “switches on” 
the current increases with VGS. The current first increases with VDS and then saturates 
and becomes almost independent of VDS.    The first region is referred to as the “triode 
region” (Figure 1.9). In the triode region (Gray, Hurst, Lewis, & Meyer, 2001, p. 17), 
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where µn is the average electron mobility and COX is the gate oxide capacitance per 
unit area, W is the width of the transistor gate and L is its length.  The second two 
parameters are set by the designer, and the first two depend on the technology.  The 
VDS-ID curve levels off after the drain voltage, VD, becomes large enough for VGD to 
drop below VTH and “pinch-off” occurs. This area is known as the “saturation region” 
(Figure 1.9).  In the saturation region (Razavi, 2001, p. 20): 
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where the parameters are the same as above.   
 
When discussing basic circuits using transistors an important parameter called 
the “transconductance” denoted by “gm” equals to (Razavi, 2001, p. 21): 
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 (1.3) 
gm describes the ability of a transistor to push current and describes how changes in an 
input VGS will generate changes in the output ID.  When describing the basic circuits in 
the next section, I will use the gm of their transistors to describe their function.  
 
 
Figure 1.10: Transistor small signal model. G= transistor gate; D = transistor drain; S = transistor source; 
B= bulk or substrate; gm is the transconductance of the transistor, as shown in eq. 1.3; VGS is the gate-
source voltage; RDS is the drain source resistance caused by changes in the length of the channel as VGD 
shrinks; VBS is the bulk-source voltage; and gmb is a transconductance modeling the body effect.  See Razavi 
(2001) and text for more information. 
 
 Analysis of transistor circuits can by simplified by using the small signal 
model of a transistor (Figure 1.10). A transistor can be considered as a current source 
RDSgmVGS gmbVBS
G
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B
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that pushes a current between the drain and source of the transistor proportional to the 
voltage across the gate and source. As shown above, the current through the transistor 
in the saturation region is almost independent of VDS, but not completely. This small 
variation is due to the channel shrinking with increased drain voltages, and is 
modelled in the small signal model as a resistor. This resistor often impacts the 
voltage gain of amplifiers.  The last part of the small signal model is a second current 
source. If the voltage between the transistor source and the substrate in which the 
transistor sits changes, this will change the threshold voltage needed to activate the 
transistor. This is called the body effect.  For more on the small signal model, channel 
length modulation, and the body effect see Razavi (2001, pp. 23-36).  
 
So far, I have described the behaviour of transistors when VGS > VTH and 
referred to a transistor as being “switched on” when this condition was fulfilled.  
However, even when VGS < VTH a very small current in the order of µA can still be 
pushed through the transistor.   
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Figure 1.11: (A) ID as a function of input VGS for a constant VDS. Above the threshold voltage the current 
increases exponentially with VGS. (B) Subthreshold ID vs. VGS curve for a constant VDS.  Below the threshold 
voltage a current still flows, but in the µA range.  (C) VDS versus ID in the subthreshold region.  If VDS > 
3*VT, , where VT is the thermal voltage and about 26 mV, the transistor behaves similarly to the saturation 
region 
Gray, Hurst, Lewis, & Meyer (2001, pp. 65-71) give a good, detailed 
description of transistor behaviour in the subthreshold region.  When VGS < VTH no 
channel is formed, but gate voltages can still create changes in voltage in the 
substrate.  In the subthreshold region an NMOS transistor behaves like another type 
of transistor called an npn bipolar transistor, which is made of two N-doped regions 
called the “collector” and “emitter” surrounding a P-doped region called the “base”.   
In the subthreshold region the drain, source and substrate of an NMOS act as the 
collector, emitter, and base respectively.  Changes in the substrate voltage induced by 
a gate voltage can push small currents across the transistor.  That current can be 
described by (Gray, Hurst, Lewis, & Meyer, 2001, p. 67): 
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 (1.4) 
where It is a constant technology-dependent current, n is a technology-dependent 
constant, and VT is called the thermal voltage and is approximately 26 mV.  As VDS 
increases the last term of the equation approaches 1 and the equation becomes almost 
independent of VDS.   
 
Because the currents are in the order of µA, a transistor in the sub-threshold 
region cannot generate power, but it can still be used as a voltage amplifier.  The 
curves shown in Figure 1.11 C can be divided into similar regions typical for normal 
functioning of a transistor, where, when VDS is > 3VT or 78 mV, it behaves similar to a 
transistor operating in the saturation region.  When VDS < 3VT it behaves similar to a 
transistor operating in the triode region.  The equations given in the following section 
are those for normal transistor operation, but the behaviour is the same except for 
several orders of magnitude smaller currents if the transistors are operating in the sub-
threshold region.  For circuits that require a transistor in the saturation region, similar 
circuit behaviour will occur if VDS is > 3 VT.   
1.4.2 Basic One-Transistor Circuits 
This section describes five basic circuits that use only one transistor. More 
complicated circuits make use of these basic building blocks. The equations 
describing their behaviour are all for normal operation, but to obtain similar behaviour 
in the sub-threshold region VGS must be < VTH. For saturation region behaviour VDS 
must be > 3VT and for triode region behaviour it has to be < 3VT. The first three basic 
circuits described here are the three basic one-transistor amplifier configurations 
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(Figure 1.12 B-D and F-H).  The last two show circuits when transistors are used as 
resistors (Figure 1.13). 
 
Detailed descriptions of the circuits in Figure 1.12 can be found in electronic 
textbooks(Gray, Hurst, Lewis, & Meyer, 2001; Johns & Martin, 1997; Razavi, 2001).  
For the first three circuits (Figure 1.12 B-D and F-H) the “voltage gain” of the circuit, 
denoted by AV, is described.  For each circuit the output magnitude is equal to the 
product of AV and the input magnitude.   
 
Figure 1.12: Basic MOSFET circuits.  (A) PMOS circuit symbol (B-D) Three basic PMOS circuits.  E-H 
show NMOS versions.  An inward/outward pointing arrow at the source (top/bottom) indicate a 
PMOS/NMOS transistor, respectively.  Note: common-source is not the same as source-follower! 
1.4.2.1 Common Source Amplifier 
Hayes & Horowitz (1989, pp. 84-89) give an easy to understand explanation 
of the function of a common-source amplifier (Figure 1.12 B and F).  This is used for 
amplifying input voltages.  A transistor in this configuration pulls a current 
proportional to VGS.  When VGS is 0, no current flows and Vout = VDD.  When VGS 
increases and the transistor is switched on, as long as VDD is > VTH, the transistor will 
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operate in the saturation region.  A current will then begin to flow causing a voltage 
drop across RD and pulling the output voltage down from VDD.  For large enough input 
voltages VGD will drop below VTH and the transistor will enter the triode region, but 
for any input voltage below this, the current through RD will cause a change in the 
output voltage proportional, but of opposite sign to the change in the input voltage.  
Razavi (2001, p. 49) describes the output voltage, Vout, as: 
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This generates a gain of the amplifier Vout/Vin equal to (Razavi, 2001, p. 50): 
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1.4.2.2 Common-Gate Amplifier 
Common-Gate amplifiers (Figure 1.12 C & G) are similar to Common-Source 
amplifiers except that the input is connected to the source.  However, since the gate is 
held at constant voltage, this induces an input voltage VGS = Vbias-Vin, whereas in the 
common-source amplifier VGS = Vin-0.  Common-gate amplifiers are used to buffer 
currents and to amplify voltages.  The gain for a common-gate amplifier comes to 
(Razavi, 2001, p. 77) 
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1.4.2.3 Common-Drain Amplifier or Source Follower 
This transistor configuration is different from the first two because it does not 
amplify the input signal.  In fact, the gain is (Razavi, 2001, p. 68): 
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which is close to but still less than 1.  This means that unlike the first two basic 
circuits, this circuit will output signals with slightly smaller amplitude than their input 
signals.  This circuit is still useful, however because as gm increases the gain 
approaches: 
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 (1.9) 
and the gain becomes independent of the resistance it drives.  This is significant 
because a source follower can be used at the output of a more complex circuit to drive 
a load of any size.  This can be intuitively understood by remembering that when an 
input voltage drives the gate of a source-follower it pushes a current through RS.  That 
in turn generates an output voltage equal to IDRS.  For a given VGS if RS were to 
suddenly increase, Vout would initially increase as well proportional to the increase in 
RS.  This would in turn make VGS smaller, leading to a decrease in ID and then Vout, 
returning it to its initial value.  Similarly decreasing RS will initially decrease Vout and 
therefore increase VGS pushing more current and returning Vout to its original value.  In 
fact, it can be shown that  
 GSinout
VVV  , (1.10) 
regardless of RS. 
1.4.2.4 Diode-Connected Transistor  
The name “diode-connected” comes from bipolar transistors.  A diode is made 
from an N-doped region placed next to a P-doped region.  Bipolar transistors are 
made from a P-doped region between two N-doped regions.  When one of the N-
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doped regions is wired to the P-doped region of a bipolar transistor it makes the 
transistor essentially like a diode.  A diode-connected MOSFET is not a diode, but it 
has its gate and drain connected (Figure 1.13).  Diode-connected transistors are used 
as resistors in analogue circuits or as part of a current-mirror.  The impedance of a 
diode-connected transistor is approximately 

1
gm
. 
 
Figure 1.13: A) diode-connected PMOS.  B) diode-connected NMOS.  Note: A transistor is defined as being 
diode-connected if its drain and gate are shorted together. 
1.4.2.5 Voltage controlled resistor  
For a small enough VDS, the current ID in the triode region can be described by 
(Razavi, 2001, p. 18): 
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and is approximately linear with VDS.  In the linear part of the triode region it can be 
described as a resistor whose resistance is controlled by VGS and is equal to (Razavi, 
2001, p. 18): 
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 (1.12) 
It is better to use transistor loads in circuit designs (Razavi, 2001, p. 53 and 
chapter 17) rather than resistors because resistors take up considerably more area than 
transistors and are more difficult to control in terms of their exact resistive value. 
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1.4.3 Current mirrors  
One of the most important basic circuits is called a current-mirror.  Current-
mirrors are used for (i) loads in circuit designs such as the basic amplifier circuits 
described in section 1.4.2, (ii) to define bias currents in a circuit, and (iii) are an 
important part of differential amplifiers, as I will discuss in section 1.4.4.  This 
section is divided into three subsections.  The first one describes a basic current 
mirror.  The second one discusses how cascoding transistors are used to increase gain.  
And the third one provides an alternative cascoding architecture, which allows for 
increased output amplitudes with less signal distortion.  This third type is referred to 
as a “high-swing” cascode design. 
 
Figure 1.14: Current mirror schematics.  (A) basic mirror.  As the input transistor is diode connected, its 
VDS=VGS.  (B) A cascode current mirror is implemented by placing two current mirrors in series.  (C) A 
“high swing” cascode current mirror has the gates of its bottom two transistors connected to the drain of 
the top input transistor.  This allows for a smaller VDS for each transistor while still attaining a high VGS 
1.4.3.1 The basic current mirror  
A current mirror is a circuit that outputs a current that is proportional and 
often equal to an input reference current.  Figure 1.14 (A) shows a current mirror 
implemented using NMOS transistors.  Transistor MN1 is diode-connected and an 
input current enters its drain.  The current passing through the diode generates a 
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voltage proportional to the resistance across the diode-connected transistor, which as 
shown in Section 1.4.2.4 is 1/gm.  This gives a voltage: 
 GSgininDS
VIRIV
m
 1  (1.13) 
Since the transistor is diode-connected VDS equals VGS.  Both transistor MN1‟s 
gate and source nodes are connected to the gate and source of transistor MN2 (Figure 
1.14 A) and therefore have an identical VGS.  If MN1 has width and length W1 and L1 
and MN2 has width and length W2 and L2, substituting into equation (1.2) from above 
gives (Razavi, 2001, p. 137): 
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Since they both have the same VGS, solving for Iout gives: 
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 (1.16) 
If the two transistors are the same size the output current will be equal to the 
input current.  Current mirrors can have multiple output currents, each outputting a 
controlled multiple of the input.   
1.4.3.2 Cascode Current Mirrors 
An amplifier‟s gain often depends on the size of the load they are driving, 
since the gain is often related to the current pushed through the load.  Since V=IR, for 
a given output current, a larger R gives a larger V.  For example, as stated in section 
3.2.1 the gain of a common-source amplifier is -gmRD.  Current mirrors are often used 
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as loads for amplifiers. A cascode current mirror increases the load and thus the gain 
of an amplifier.   
1.4.3.3 High Swing Cascode Current Mirrors  
Cascoded current mirrors are used to increase the input and output impedance 
of a current mirror (Figure 1.14 C).  Since the output current is controlled by VGS, it is 
independent of the output voltage as long as the transistors remain in the saturation 
region.  To remain in the saturation region VGD must remain below VTH, which, since 
VG is constant, means keeping VD sufficiently high at all times. A second issue is that, 
to achieve large enough voltage swings, it is also necessary to ensure that all the VGS 
voltages for the transistors making up the mirror are large enough.  If the input 
transistors are simply diode connected, there may not be enough voltage drop over the 
full amplitude range of the input signal. This problem can be understood by 
remembering that a voltage drop will be divided across the transistors and that: 
 42
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To ensure VGS is large enough, the gates of MN3 and MN4 in Figure 1.14 C 
can be connected to the drain of MN1.  Then the gate voltages for these two 
transistors equal: 
 3MN3MN1MN2MN1MN DSbiasDSGGSGS
VVVVVV   (1.18) 
and since Vbias is separately controlled, VGS for MN1 can also be held higher 
regardless of the VDS of MN3.  This ensures that even if the input voltage amplitude 
causes large fluctuations in VDS for MN3, in all transistors VGS can be kept large 
enough. Please refer to Gray, Hurst, Lewis, & Meyer (2001), Razavi (2001) and Johns 
& Martin (1997) for more detail on high swing cascodes. 
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1.4.4 Voltage buffers 
The output voltage of a voltage buffer exactly equals its input voltage.  It may 
seem counter intuitive why that might be useful. But it is useful because a gain of one 
is always achieved regardless the input impedance of any device a voltage buffer 
drives.  This becomes obvious when considering a voltage divider as shown in Figure 
1.15 B. 
 
The output voltage is related to the input by: 
 
  (1.19) 
 
Figure 1.15: (A) Any device driving a voltage can be represented as a voltage source in series with its output 
impedance.  The input voltage sensed by a device depends on its input impedance and can be calculated as a 
fraction of the output voltage according to the voltage divider equation.  (B) Voltage divider.  See text for 
relationship.   
Every device can be modelled as a voltage source in series with an output 
impedance as shown in Figure 1.15 A.  When two devices are connected they form a 
voltage divider.  The actual voltage at the input of a device depends on its input 
impedance and on the output impedance of the device driving it, following equation 
(1.19) where R1=RIN and R2=ROUT.  An ideal voltage buffer has an input impedance of 
∞ and an output impedance of 0.  This means that regardless of the output impedance 
of any device driving the buffer, all of its output voltage falls across the voltage 

V
OUT

R1
R1 R2





VIN
Introduction  51 
  
buffer‟s input.  Similarly, because a voltage buffer‟s output impedance = 0 , all of 
its output voltage falls across the load it drives.  This means that if a voltage buffer is 
placed at the output of a circuit, that circuit‟s gain can be made independent of the 
input impedance of any load it must drive. 
1.4.4.1 Class-A voltage buffer: NMOS source follower 
The simplest type of buffer is a source-follower, which was presented in 
section 1.4.2.3.  The magnitude of the output is slightly smaller than the input and the 
signal is reduced by a constant VGS.   
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1.4.4.2 Class-AB: push-pull   
In its simplest form, this buffer circuit consists of an input driving both an 
NMOS and a PMOS in source follower configuration (Figure 1.16 A).  Under normal 
operating conditions only one of the two transistors will drive the output.  The NMOS 
will be active when 
NN THGS
VV  , and the PMOS when 
PP THGS
VV  . However, when 

V
THN
 V
IN
 V
THP
 neither transistor will be active.  This causes what is called cross 
over distortion, where the output voltage remains at around 0 V until the input has 
become positive or negative enough to turn on one of the output transistors.  This can 
be corrected by using diode-connected transistors to shift the input voltage by a 
constant DC voltage = VGS (see Figure 1.16 B-D). This means the actual input voltage 
driving the NMOS transistor is 
NGSin
VV  , and the input voltage to the PMOS 
transistor is
PGSin
VV  . This ensures that one of the transistors will still be operating 
even if VIN is too close to zero to turn them on.  This is commonly implemented as 
shown in Figure 1.16 B or C. 
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Figure 1.16: Class AB voltage buffers.  (A) class B buffer.  (B) Class AB buffer driven by common-source 
input NMOS.  Two diode-connected transistors step up the DC voltages on the wires connecting to the two 
output transistors.  (C) Class AB buffer driven by common-source input PMOS.  (D) Class AB-buffer 
connected to diode-connected transistors to step the voltages driving the output transistors up and down by 
VGS 
Often in CMOS configurations (Figure 1.16 B & C) a common-source (see 
Section 1.3.2.1) transistor drives a diode-connected NMOS and PMOS both of which 
are biased by a current source. Another configuration is shown in Figure 1.16 D, 
where two current sources bias both diode-connected transistors, which results in: 
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1.4.5 Differential Amplifier / Operational Transconductance Amplifiers (OTA)    
The most complex of the circuits shown so far, is a differential amplifier, or 
Operational Transconductance Amplifier (OTA), which amplifies the difference of 
two input signals.  As is discussed in the next subsection, this is important for 
operational amplifiers, as it also allows for the removal of noise signals common to 
both inputs.  This section describes a simple OTA, and two more complex types of 
OTA, I use in the design of my micro-recording probe, described in chapter 2: a two 
stage OTA and a telescopic OTA. 
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Figure 1.17: Differential amplifiers. (A) one stage  (B) two-stage.  (C) folded-cascode.  See description in 
text. 
1.4.5.1 Simple OTA 
An OTA combines multiple basic circuit elements introduced in the previous 
sections.  Each input drives a common-source amplifier (MP1 and MP2, in blue; 
Figure 1.17 A).  Each common-gate transistor„s output is connected to a current 
mirror (MN1 and MN2, in red; Figure 1.17 A).  One side is connected to the current 
mirror‟s input and the other to the current mirror‟s output.  This means that the 
current mirror output (MN2 in Figure 1.17 A) and the second common-source input 
transistor (MP2 in Figure 1.17 A) are both pushing a current on this wire.  The actual 
current down this wire is the difference in currents (or from Figure 1.17, IMP1-IMP2). 
The gain is given by (Johns & Martin, 1997, p. 144): 
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and can be increased by cascoding the mirror transistors to increase their impedance.  
1.4.5.2 Two-stage OTA 
As mentioned above, one method of increasing gain is to cascode the current 
mirror transistors.  Another one is to feed the signal into a second stage, which adds a 
second level of amplification.  In a two stage OTA, the two common-source input 
54  Introduction 
  
transistors (MP1 and MP2, in blue; Figure 1.17 B) push current into two different 
current mirrors (in red, Figure 1.17 B).  Those two current mirrors drive the input 
currents into the input and output of a third current mirror (in orange, Figure 1.17 B).  
Just as in the simple OTA this results in a difference in currents proportional to the 
difference in the two input voltages. 
 
The gain can be increased by cascoding the mirror transistors, which increases 
the load seen on each path, and with it voltage gain or by setting their W/L ratios so 
that each mirror amplifies the mirrored current.  For example, by setting W/L for 
transistors MN3 and MN4 equal to 4 times the W/L values for transistors MN1 and 
MN2, the output current would be 4 times the input. 
1.4.5.3 Folded-cascode OTA 
One modified version of a two stage OTA is called a Telescopic OTA.  Each 
input transistor (MP1 and MP2, in blue; Figure 1.17 C above) pushes a current into a 
transistor acting as a resistor (MN1 and MN2, in red; Figure 1.17 C), each of whose 
resistance is controlled by a separately defined bias VGS. This generates two voltages 
(VA and VB in Figure 1.17 C) based on V=IR.  The generated voltages are connected 
to the sources of, and drive two common-gate transistor amplifiers (MN3 and MN4, 
in green; Figure 1.17 C), which in turn push current into the input and output of a 
final current mirror (MP3 and MP4, in orange; Figure 1.17 C).  This generates another 
current difference proportional to the difference in input voltages. 
1.4.6 Operational Amplifiers (OpAmps) 
One of the most important building blocks of analogue circuits is the 
operational amplifier (OpAmp).  Opamps are characterized by a differential input and 
a buffered output.  They are used to implement several circuits in a more ideal way 
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due to specifiable feedback than can be achieved with simple circuit components.  In 
this section, I will discuss a few designs using opamps that I use later in this thesis.  
 
Figure 1.18: OpAmp circuits.  (A) standard amplifying configuration.  Vout=(1/B)Vin, where B<1.   (B) 
Inverting amplifier. Vout=-(1/B)Vin, where B<1. (C) Voltage buffer. Vout=Vin. (D) Current to voltage (I-to-V) 
converter. Vout=RIin.  See text for more information. 
1.4.6.1 Gain in a typical opamp circuit with negative feedback.   
The open-loop gain of an opamp is its gain without a feedback connection and 
will be denoted by the variable A in this section.  The closed-loop gain is the final 
gain of a circuit taking into account the effect of feedback.  The gain of feedback 
circuitry is described by the variable B.  Feedback can be a voltage or current and can 
convert one into the other if the opamp‟s output is different from its input.  In Figure 
1.18 A, a typical opamp configuration with negative feedback is shown.  The closed-
loop gain can be solved for by considering that its output is equal to A times the 
difference of Vin and VA.   
 
 
Ainout
VVAV    (1.22) 
and  
 outA
BVV   (1.23) 
Joining the two equations and solving for Vout/Vin gives a closed-loop gain of: 
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If AB>>1 which is true if A is considerably larger than B, this reduces to: 
 BAB
A 1
   (1.25) 
This means that the gain of the entire circuit is primarily controlled by the 
design of the feedback network rather than by the amplifier itself.  This increases 
robustness since an opamp typically consists of many circuit elements and a feedback 
network can be made with two very well matched resistors.  A good engineering rule 
of thumb as described in Horowitz & Hill (1989, pp. 233-234) is to keep A>100 times 
the closed loop gain, which will keep the closed loop gain within 99% of 1/B despite 
large variations in A.  If the negative input is used the gain becomes: 
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1.4.6.2 Opamp based voltage buffer  
One of the properties of an opamp is a very large input impedance and low 
output impedance.  To achieve a gain of 1, the feedback network can be replaced by a 
wire as shown in Figure 1.18 C.  In this case the feedback gain is 1 and the closed-
loop gain becomes: 
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 (1.27) 
Unlike single transistor source followers, there is no DC shift.  The gain is 
also almost exactly 1 and does not suffer from cross-over distortion.   
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1.4.6.3 Current-to-Voltage converter (I-to-V converter) 
Figure 1.18 D, shows a configuration that outputs a voltage proportional to a 
sensed input current.  Because of its very large input impedance all the current must 
follow the feedback path through the resistor generating a voltage at the input node 
equal to the input current times the feedback resistor‟s size.  That voltage is sensed 
and amplified by the opamp generating an I-to-V or transimpedance gain of: 
 RIV inout   (1.28) 
It is equivalent to a simple resistor, but more reliable. 
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2 Amplifier circuit design and simulation 
In chapter 1, I discussed the motivation for designing a micro-recording probe 
and gave an introduction to some basic electronics, relevant to this chapter and the 
next.  In the following, I will discuss the design and simulation of the amplifier used 
for my micro-recording probe.  In section 2.1, I list the specifications for the 
amplifier.  Section 2.2, shows circuit diagrams for the amplifier and describes the 
evolution of the design. Next, I show circuit simulations starting with the frequency 
domain plots, then Monte Carlo simulation results, then noise, and, finally, time 
domain plots in section 2.3.  In section 2.4, I summarize the amplifier parameters.  
Finally I discuss the simulation results (section 2.5).  
2.1 Specifications 
The specifications of the amplifier obviously depend on the characteristics of 
the signals to be measured. Since this amplifier is meant to record signals from neural 
activity of fly brains, I will briefly review the characteristics of those neurons. The 
target neurons are identified LPTCs in the fly, which propagate information between 
the two brain hemispheres in terms of action potentials.  
 
A detailed description of neuronal signals can be found in relevant textbooks 
(Dayan & Abbott, 2001; Sherman-Gold, 2008).  Here, I will only give a brief 
overview.  When a neuron is stimulated it generates “action potentials,” which are 
brief, 1-2 ms, roughly 100 mV changes of the electrical potential across its cell 
membranes.  Action potentials are caused by the movement of ions through specific 
channels in the neuron‟s cell membrane.  Normally the cell controls its inner ion 
concentration so that the intracellular potential is maintained between -50 to -70 mV 
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depending on the type of neuron.  If the neuron is activated and the membrane 
potential is shifted towards more positive values, this causes voltage-dependant 
sodium channels to open. Positively charged sodium ions enter the cell which further 
raises the intracellular membrane potential.  With a slight delay, the voltage rise also 
causes the opening of potassium ion channels that leave the cell to help to drive back 
the membrane potential towards its original value. When the inner membrane 
potential raises above a threshold, it triggers a positive feedback loop with ever more 
sodium ion channels opening with the voltage rise. This results in a spike in inner 
voltage.  This spike is an action potential.  After reaching a peak voltage, the sodium 
ion channels close, and the outflow of potassium ions returns the neuron membrane to 
its resting potential. As action potentials propagate along a neuron, capacitive 
coupling causes the generation of the opposite voltage outside the cell.  An example 
action potential recorded extracellularly is shown in Figure 2.1 A.  
 
(A) 
 
(B) 
Figure 2.1: (A) Extracellular recording from the lobula plate in the fly including an action 
potential generated by the H1 cell (dashed box).  Filtering the recorded potential only between 
300 Hz and 10 kHz preserved the true bandwidth of the spike.  The signal was recorded using a 
sampling rate of 70 kHz.  (B) Fourier transform of the action potential shown in (A)  
Action potentials can be recorded either intracellularly by penetrating the 
membrane with an electrolyte-filled glass capillary electrode or extracellularly, often 
using metal electrodes. Extracellular electrophysiology refers to recording neuronal 
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signals by placing a measuring electrode in close proximity to, but not penetrating the 
cell membrane.  
 
Action potential amplitude ranges between 10-100 µV depending on the 
distance between the electrode and the neuron and from which part of the neuron the 
signal is recorded.  Signal amplitudes are larger in the axon, which propagates signals 
over larger distances, or major branches of the dendritic input arborisations.  If 
transformed into Fourier space, most of the power from an action potential is below 
around 5 kHz (Figure 2.1 B), making that a good candidate frequency to use as the 
cut-off for an amplifier.  As a comparison, a commercially available EXT 10-2F 
extracellular amplifier (NPI electronic) has a maximum bandwidth of 2 kHz. 
Furthermore, for recording neuronal activity, as the maximum duration of a spike is 2 
ms—the example spike in Figure 2.1 A is 1 millisecond long—it is desirable to have a 
sampling rate of at least 10 kHz or preferably 20 kHz to resolve the shape of the spike 
in the time domain.  According to the Nyquest theorem, whatever amplifier 
bandwidth is attained, the rate at which the signal is sampled must be at least twice 
the amplifier bandwidth to avoid aliasing (Lyons, 1997).  
 
I use a National Instruments USB-6215 Data AcQuisition (DAQ) card to 
digitize and record signals.  This DAQ has a minimum input range of +/- 200 mV at 
16 bit resolution, which corresponds to 6 µV per bit. A gain of 1000 times would 
amplify a 100 µV action potential to 100 mV, which is one quarter of the DAQ‟s 
input range.   
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The small size of the input signals makes internal noise in the amplifier circuit 
a serious issue.  If not minimized, internal circuit noise can easily overwhelm the 
input signal.  To analyze noise levels it is useful to compare them with the magnitude 
of the desired input signals.  There are two ways to perform such a comparison.  
Circuit noise can only be measured at the output of the circuit.  To compare the noise 
with the input signals, either the magnitude of the input signals can be multiplied by 
the gain of the amplifier or the measured circuit noise can be divided by the gain of 
the amplifier.  Dividing the noise by the circuit gain gives a model of the noise as if it 
were an extra input to the circuit. This input noise source representing the internal 
circuit noise is called input referred noise.  I aimed to have less than 10 µV of input 
referred noise.  
 
High linearity of the amplifier is also desirable.  If the amplifier significantly 
distorts the signal, it can make post-processing, such as spike sorting, more difficult 
as the shapes of the action potentials will be modified.   
 
Finally, the amplifier must be low power and small.  As stated in chapter 1, 
the size of a fly‟s head capsule is only about 4x2.7mm2 and the maximum opening 
size is 1.3x2mm
2
. The amplifier chip will be used without packaging to reduce size, 
and the total area of the unpackaged die must be minimized.  As freely moving flies 
accept only a limited amount of payload, lightweight, paper batteries have to be used. 
However paper batteries have limited current and power supplying ability.  For 
example, paper batteries by the company Enfucell, can supply 0.2 mA and 15 mAh.  
Amplifier power consumption will reduce experiment time. More importantly, the 
power consumed by the chip will heat the fly and could either damage the fly‟s brain, 
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cause the brain to dry out quicker, or could increase the metabolic rate and activity of 
the brain, changing the experimental results.  Therefore, my circuit design is 
constrained by very low power consumption.  To help achieve this, I used a single 
ended power supply of 2.2 V, which puts a limit to the allowable gain of the 
amplifier.  A larger gain than 70 dB would start to distort input signals >300 µV, 
which equates to an amplification of 3000 times and generates a 900 mV output 
signal for a 300 µV input signal.  900 mV correspond already to roughly half the 
power supply voltage.   
 
In summary, the amplifier needs (i) to provide a gain of 60-70 dB, (ii) has to 
be as low noise as possible, (iii) has to be as linear as possible, and (iv) should have a 
minimum bandwidth of more than 2 kHz, or better, more than 5 kHz.  Finally I 
wished to have four channels, so the manufactured chip needed four copies of the 
same amplifier.  As I will explain in the next section, an on chip current source, which 
supplies reference currents to each of the four amplifiers, was also designed.  Using 
an on-chip current source reduces the number of pads necessary.   
2.2  Circuit design 
This section describes the evolution of the circuit and the design choices that 
were made. During the design of the amplifier I dealt with five issues, some of which 
have already been mentioned above: low power, gain, noise, finding a suitable output 
voltage buffer, and manufacturing yield as demonstrated by Monte Carlo simulation 
results.  In the following five subsections I will discuss each of these issues. The last 
two subsections describe the final circuit and the chip‟s current source.  
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2.2.1 Initial amplifier design 
Although the final version bears no resemblance, the amplifier was initially 
based on a low power amplifier described by Sarpeshkar, et al (2007), which is shown 
in Figure 2.2.  They used a folded cascode differential amplifier to generate 40 dB of 
gain with a high swing cascode current mirror at the output (cf. Chapter 1). To 
achieve low power consumption, the transistors were biased into the subthreshhold 
region.  In this design, MP1 and MP2 are the input transistors driving current through 
active loads, MN3 and MN4.  The voltages on the drains of MN3 and MN4 (wires A 
and B) drive the two common gate configured transistors MN5 and MN6. The current 
mirror consisting of transistors MP7-10 feeds the current pushed by MN5 back at 
MN6.  Since MN6 is also pushing a current proportional to the voltage on wire B, the 
output wire carries the difference IMN6-IMN5.   
 
Figure 2.2: Circuit based on low-power amplifier designed by Sarpeshkar, et al (2007).  Note that 
it is a folded cascode differential amplifier, with a high-swing cascoded current mirror at the 
output, highlighted in red.  The voltages falling across the diode-connected transistors, 
highlighted in blue, generate bias voltages for the output common-gate transistors and the 
bottom two output transistors.  A current mirror, highlighted in green, supplies bias currents to 
the circuit. 
The voltage drops across the diode-connected transistors (Figure 2.2, blue) 
were used to generate bias voltages.  Current, controlled by the current mirror output 
transistor, MP5, flowing through MN8 and MN2, was used to generate bias voltages 
for MN5/MN6 and for MN3/MN4, respectively.   The voltage drop across MN7 was 
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used to generate a bias voltage for MP7 and MP8.  MP6 defines a bias current for the 
main amplification path of the circuit.  
2.2.2 Achieving sufficient gain 
If the output of an amplifier is connected to the input of another amplifier, the 
total gain is the product of their individual gains.  Therefore, to increase gain, extra 
stages, or circuit blocks, can be added.  The gain of the initial version of the amplifier 
was not sufficient, so I inserted an extra differential amplification stage at the input. 
The output of this additional stage, (Figure 2.3, blue area) was then further amplified 
by the original circuit Sarpeshkar, et al (2007) proposed (Figure 2.3, green area). 
 
As described in chapter 1, for a transistor to remain in the subthreshold region 
VGS must be held below VTH.  To ensure the correct VGS for the second stage‟s input 
transistors, their input signals must be centred around 1.1 V DC.  Because the DC 
output voltage of the first stage was not 1.1 V, the first stage could not be directly 
connected to the second stage.  To increase the DC voltage, the outputs of the first 
stage were connected to two source followers, (Figure 2.3, red area), the outputs of 
which were connected to the Sarpeshkar, et al‟s (2007) amplifier‟s inputs (Figure 2.3, 
green area).   
 
Figure 2.3: Second version of amplifier with an extra input differential stage to increase the gain, 
in blue.  The output from the first stage passed through two PMOS source followers, in red.  This 
way I added a DC voltage to achieve the correct input DC voltage for the final differential stage 
(green area), which was the original folded cascode differential amplifier.   
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2.2.3 Noise reduction 
At this point the amplifier generated sufficient gain but was generating too 
much intrinsic circuit noise.  Noise analysis using the circuit design software package 
and simulation tool, Cadence spectre, showed that the input transistors MP15 and 
MP16 and their loads MN2 and MN3, which are in the input differential stage (Figure 
2.3, blue area), generated most of the noise.  This was mainly due to their location at 
the front end of the circuit, because any device‟s contribution to the noise will be 
magnified by later amplification stages of the circuit. Therefore, the closer a device is 
to the input the more its noise will contribute to the overall circuit noise.   
 
MOSFET noise as described by (Gray, Hurst, Lewis, & Meyer, 2001, pp. 758-
759) amounts to: 
 
  f
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KfgkT4i
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D
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22
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(2.1) 
where, ID is the drain bias current, K is a constant for the device, a is a constant 
between 0.5 and 2, k is Boltzmann‟s constant, T is temperature, and ∆f is the 
bandwidth of the circuit.  The first term is called thermal or resistive noise and is 
caused by random thermal motion of electrons (Gray, Hurst, Lewis, & Meyer, 2001, 
p. 752).  The second term is called flicker or 1/f noise and is caused by electron traps 
produced by contamination and crystal defects (Gray, Hurst, Lewis, & Meyer, 2001).  
Plotting the circuit noise in the frequency domain showed that it mostly followed a 1/f 
profile. I attempted to reduce both contributions to noise.  I addressed the thermal 
noise issue by reducing the transistors‟ W/L ratios to reduce the gm term.  To reduce 
flicker noise I used a smaller ID by decreasing the current pushed by transistor MP19 
(Figure 2.3). 
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Figure 2.4: A) an amplifying current mirror was added at the output—highlighted in red.  The 
area within the dashed green box shows the first stage, the gain of which was first reduced before 
the stage was deleted entirely (B) to reduce noise. 
Since these modifications decreased the gain of the first stage. I compensated 
for the loss in gain by feeding the output of the folded cascode output mirror into 
another current mirror (Figure 2.4 A, red area). As described in chapter 1, the output 
of a current mirror is related to its input by: 
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(2.2) 
where W/L corresponds to the width-length ratio of the current mirror‟s input and 
output transistors.  I amplified the current four times by making the output transistor‟s 
widths four times the input transistors.  However, the noise generated by the first 
stage was not sufficiently minimized so I continued to reduce the gain of the first 
stage and increased the gain of the second stage to compensate. As this strategy did 
not significantly minimize the noise, I eventually deleted the first stage entirely.  
Figure 2.4 B shows the resulting schematic. 
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2.2.4 Output buffer 
After minimizing circuit noise I added a voltage buffer to the output because 
this would allow the amplifier to drive a load of any size (see chapter 1).  Before 
adding the buffer, I had to convert the current from the output (Figure 2.4) into a 
voltage, which I did by adding two resistors (Figure 2.5, pink area).  These two 
resistors also acted as a voltage divider (see chapter 1) and allowed me to define the 
DC voltage on this wire.  
 
I tried four different voltage buffer designs. The first design was a standard 
source follower (Figure 2.5, A). This voltage buffer type, however, changed the DC 
voltage, which brought the output level closer to the power supply voltage. 
Consequently, this voltage buffer increased the risk of saturating the amplifier for 
large input signals.  
 
Since the DC voltage of the output of a PMOS source follower is exactly Vin 
plus its VGS, reducing the DC voltage at the input to the source follower would reduce 
its output DC voltage by the same amount.  This was possible, since as stated earlier, I 
defined the DC point for this wire using two resistors (R1, R2, Figure 2.5, pink area).  
However, lowering the DC voltage would mean there was not enough voltage 
clearance for MN10 and MN12, the two NMOS transistors at the bottom of the output 
current mirror (Figure 2.5, A). The same problem occurred when using an NMOS 
source follower (not shown). 
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Figure 2.5: Four output buffer designs.  The orange highlighted area is the differential amplifier.  
The pink highlights the two resistors, which convert the current from the differential stage into 
an output voltage.  A) source follower, highlighted in blue.  B) PMOS common source driven 
class AB, highlighted in purple.  C) NMOS driven class AB, highlighted in yellow. D) Class AB 
buffer, highlighted in blue.  The green areas highlight the two current mirrors used to generate 
bias currents for the circuit.  
As an alternative, I also tried a class AB output buffer driven either by a 
PMOS (MP16 in Figure 2.5 B) or an NMOS (MN9 in Figure 2.5 C), since a class AB 
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buffer could hold the output at 1.1 V. However, for MP16 to be in the subthreshold 
region I needed to raise the DC voltage of its input wire, which resulted in a similar 
problem as mentioned above with the source-follower. As the DC voltage of the wire 
was raised, there was again not enough voltage clearance for the current mirror output 
of the PMOS transistors. The same voltage clearance problem existed for the buffer 
circuit shown in Figure 2.5 C that used an NMOS transistor as input.  A second 
problem with these two buffer designs (Figure 2.5 B&C) was that their inputs were 
common source amplifiers, which meant that the signals were further amplified after 
entering the buffer.  This led to excessive amplification—even after I reduced the gain 
of the previous stage—and the excess amplification distorted the output signal.   
 
Finally, I decided to use diode-connected transistors MN11 and MP17 as 
inputs to the voltage buffer to step the voltage up or down and thus drive the output 
transistors MN12 and MP28 without crossover nonlinearities.  In this way, the DC 
point at the input to the buffer could be set to half the supply voltage giving enough 
clearance for MN14, MN16, MP12, and MP14.  
 
Because the voltage buffer has a large input impedance, I simplified the circuit 
by removing the amplifying current mirror and the resistors. This modification 
allowed me to simply use the large input impedance of the buffer to convert the 
differential stage‟s output current to a large voltage gain.   
2.2.5 Monte Carlo 
The Monte Carlo method is a tool to simulate random perturbations of a multi-
variable system.  In analogue circuit development it is used to test the robustness of a 
design to manufacturing variability.  There are many physical properties affecting the 
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components on a chip, such as the width, W, and length, L, of a transistor gate, which 
during manufacturing, can vary between chips and across chips from those set in the 
original specifications.  After adding a voltage buffer, I performed Monte Carlo 
simulations on the resulting complete amplifier design and optimized it for 
robustness.  In section 2.3.3, I will go into much greater detail regarding the Monte 
Carlo simulation results, but I will briefly describe here the first issues the Monte 
Carlo simulations brought up, and how I changed the circuit to lessen their 
detrimental impact.   
 
The Monte Carlo analysis on the circuit after adding the buffer (Figure 2.5 D) 
showed large variations in gain and linearity.  The biggest issue the Monte Carlo 
simulation uncovered was that the DC voltage on the wire connecting the output of 
the differential amplifier and the input of the voltage buffer was poorly defined.  This 
was due to the fact that the input impedance of the buffer and the output impedance of 
the differential stage were both very high.  I made two changes to the circuit to 
improve the outcome of the Monte Carlo simulation.  The first was to use a two stage 
differential amplifier instead of a folded cascode, which significantly improved the 
results.  I also designed a version of the amplifier with an added external connection 
to the wire the DC value of which was poorly defined and needed extra control.   
2.2.6 Final four versions of amplifier    
I sent four versions of the amplifier to be manufactured, the circuits of which 
are shown in Figure 2.6-2.9.  The version in Figure 2.6 was the result of dealing with 
issues flagged by the Monte Carlo simulations.  The connection labeled “prebuff” is 
the wire the DC voltage on which was poorly defined.  For the second version, shown 
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in Figure 2.7, I added an external connection to “prebuff,” which could be used to 
hold the DC voltage at the correct value.  
 
 
Figure 2.6: Final version of circuit.  This version of the circuit will be referred to as 3P1.1DC 
 
Figure 2.7: Final version of circuit with an external chip contact pad connection to the wire 
"prebuff".  (version: 4P1.1DC) 
The input DC voltage needed to be around 1.1 V so that the input transistors 
MP1 and MP2 are biased to the correct part of the subthreshold region.  It was not 
known whether charging the fly to 1.1V DC would harm the animal or change its 
behaviour. Therefore, I made two more versions of the circuit with source followers at 
the input to step the DC point from 0 to 1.1 V, connecting to wires C and D (Figure 
2.8). The second was to design a version including source followers at the input and a 
connection to “prebuff” (Figure 2.9).  For the rest of the thesis I will refer to the four 
amplifier versions using a naming convention that first shows the number of pads and 
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then the input DC voltage.  For example, the amplifier with a connection to “prebuff” 
and source followers at the input will be called 4P0DC, and the amplifier with no 
connection to “prebuff” and no source followers at the input will be called 3P1.1DC.   
 
Figure 2.8: Final circuit variation 3, with source followers at the inputs (version: 3P0DC) 
 
Figure 2.9: Final circuit variation 4, with source followers at the inputs, and an external chip 
contact pad connecting to the wire “prebuff”. (version: 4P0DC) 
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2.2.7 Current source 
 
Figure 2.10: Current source schematic 
A chip‟s connection pads take up extensive area, which may violate the severe 
size constraints of my design.  To reduce the area of the chip, I reduced the number of 
pads needed by having an on chip current source.  The current source design shown in 
Figure 2.10 was found in Maloberti (2001, pp. 184-190).  This circuit allowed me to 
use a smaller voltage, which amounts to VDD-2VGS, across R1 to define the current.  A 
small voltage means that a smaller resistor can be used.  However, this circuit has two 
stable points, one with a current of 0 A and one with the desired current value. 
Therefore a startup circuit was needed that pushes the current away from 0 A. It was 
realized by MN3, C and R2 (Figure 2.10).  When the circuit is powered up, VDD 
connects to and switches on MN3, which pushes a glitch current into the current 
source and thus knocks the current source out of the 0 A state.  As C charges, the 
voltage on the gate of MN3 drops to 0 V and switches the transistor off, but the 
current source will continue operating as defined.   
2.3 Simulation results of the amplifier design 
In the following I show the frequency response of the four amplifiers (Figure 
2.11), Monte Carlo simulation results (Figure 2.12-Figure 2.20), simulated output in 
MN1
MN2
MP2
MP1
MN3
R1
R2
C
VDD
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the time domain (Figure 2.22), and noise analysis plots (Figure 2.23).  The parameters 
used in the simulations for the different designs, including the process parameters μn, 
μn, COX and typical threshold voltages, and the design parameters such as the 
transistor widths and lengths are listed below in Table Table 2.1.   
 
Table 2.1: Design parameters.  Transistor sizes are given as width/length in μm. (A) Amplifier parameters 
(B) Current source simulation parameters.   
 
2.3.1 Frequency response 
For each plot, I show (i) the gain of the input differential stage corresponding 
to 
 
 
 

inin
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VV
VV
 (in red), (ii) the amplification from the second differential 
stage up to the input of the voltage buffer 
 
 
BA
prebuff
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V

 (in green), and (iii) the 
Design 3P1.1DC 4P1.1DC 3P0DC 4P0DC
Technology AMS 
0.35µm
AMS 
0.35µm
AMS 
0.35µm
AMS 
0.35µm
µn 370 370 370 370
µp 126 126 126 126
COX 4.7e-12 4.7e-12 4.7e-12 4.7e-12
VTHp -0.7 V -0.7 V -0.7 V -0.7 V
VTHn 0.5 V 0.5V 0.5 V 0.5 V
Power supply 2.2 V 2.2 V 2.2 V 2.2 V
MP1-2 400/10 400/10 400/10 400/10
MP3-6 400/5 400/5 400/5 400/5
MP7 10/10 10/10 10/10 10/10
MP8 70/10 70/10 70/10 70/10
MP9-10 10/10 10/10 10/10 10/10
MP11 10/3 10/3 10/3 10/3
MP12 50/3 50/3 50/3 50/3
MP13, 15 N.A. N.A. 5/10 5/10
MP14, 16 N.A. N.A. 10/10 10/10
MN1-4 50/20 50/20 50/20 50/20
MN5-8 250/20 250/20 250/20 250/20
MN9-10 10/10 10/10 10/10 10/10
MN11 10/3 10/3 10/3 10/3
MN12 50/3 50/3 50/3 50/3
Design Current Source
Technology AMS 
0.35µm
µn 370
µp 126
COX 4.7e-12
VTHp -0.7 V
VTHn 0.5 V
Power supply 2.2 V
MP1-2 3/1
MP2 27/1
MN1-2 5/5
MN3 20/20
R1 400k
R2 10M
C 100p
(A)
(B)
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total gain 
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 
  inin
out
VV
V
 (in blue) of the entire circuit. For all four amplifier 
versions the gain due to the differential stage is around 10 dB, which combined with 
the gain from the second part into the voltage buffer at around 52 dB results in a total 
gain of 62.3 dB. The simulation results presented in Figure 2.11 show low-pass 
characteristics for all four amplifier versions. Though the gains of the first and second 
stage were comparable to those obtained for 3P1.1DC and 3P0DC, the bandwidth of 
the second stage, and with it the total bandwidth of 4P1.1DC and 4P0DC decreased to 
7.9 kHz with the addition of the extra pad.  This reduction in bandwidth was most 
likely due to capacitances in the pad circuitry. Adding source followers at the input to 
step up the voltage allowing for an input DC voltage of 0 V did not affect the 
frequency characteristics of the amplifier much (Figure 2.11).  The gain was still 62.3 
dB for those versions of the amplifier (4P0DC and 3P0DC).  The input bias voltage 
probably affected the amplifier‟s frequency response very little because the second 
stage produced most of the amplifier‟s overall gain and determined the cut-off 
frequency as its 3 dB point is at a lower frequency than that of the first stage.  
Because of this, any loss of gain across the input source followers was insignificant 
compared to the gain across the entire amplifier.   
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(A) 
 
(B) 
 
(C) 
 
(D) 
Figure 2.11: Simulated frequency response plots for (A) 3P1.1DC (B) 4P1.1DC (C) 3P0DC  (D) 
4P0DC.  Note that they all have the same gain of 62.3 dB and while both 3P0DC and 3P1.1DC 
have a cut-off frequency of 13.5 kHz, 4P0DC and 4P1.1DC have a cut-off frequency of 7.9 kHz. 
For each plot: Red line = 
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2.3.2 Monte Carlo results 
The greatest challenge of my work was to come up with an amplifier design 
that suggested robust operation of the circuit when simulated by the Monte Carlo 
method.  The manufacturing process is inherently variable and not every amplifier 
will have exactly the same electrical properties.  Transistor gate sizes, resistances, and 
doping concentrations may differ from those specified. Monte Carlo simulations help 
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to predict how robust a design is by randomly varying all process and circuit 
parameters, and to estimate the performance of different versions of the amplifier.  A 
robust design obviously is most invariant to changes in the circuit parameters.  For 
each histogram shown below, 1000 simulations were run.  Due to the larger data size, 
for each curve, 500 simulations were run. The best results of the simulations are 
shown in Figure 2.12 A and B. 
 
(A) 
 
(B) 
Figure 2.12: (A) Monte Carlo results for full amplifier gain (1000 simulations). (B) Monte Carlo 
full amplifier's frequency response simulations (500 simulations). 
The Monte Carlo simulation predicts the gain of the amplifier to range 
between 35 and 75 dB with most of the manufactured amplifiers having gains of 40-
50 dB (Figure 2.12 A). Figure 2.12 B shows a graphical presentation of the frequency 
responses for each simulated version of the amplifier.  The thick band between 30 and 
70 dB includes all the predicted results of the amplifiers to modifications of circuit 
and process parameters.   
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Figure 2.13: Monte Carlo results for the amplifier's output THD 
In Figure 2.13, the Monte Carlo results for the output Total Harmonic 
Distortion (THD) are shown.  THD is a measure of linearity that is equal to the sum 
of the magnitude of all harmonics divided by the magnitude of a fundamental test 
input tone and is given as a percentage value.  The lower that percentage is the more 
linear the response will be.  A limiting factor was that the designs that achieved the 
least variability in gain also tended to behave more non-linear and thus performed less 
well regarding the THD.  For the final version of the amplifier, I sought a compromise 
between robustness and better THD results.  The best I could achieve was to get most 
of the amplifiers a THD below 5%.   
 
(A) 
 
(B) 
Figure 2.14: (A) Amplifier's first stage Monte Carlo results for gain. (B) Monte Carlo full 
amplifier's first stage’s frequency response simulations.  Note the small variance in gain. 
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 (A)  (B)
Figure 2.15: (A) Monte Carlo THD for wire "A".  (B) Monte Carlo THD for wire "B".  Note the 
different axis scaling. 
The first stages of the amplifier showed an excellent performance, producing 
consistent gains of 9-10 dB (Figure 2.14) and a rather small THD on wires A and B of 
<1% (Figure 2.15).    The reason for the large variability in overall gain turned out to 
be associated with the voltage buffer, which was confirmed during chip testing as will 
be discussed in chapter 3.  
 
 (A) 
 
(B) 
Figure 2.16: (A) Second stage gain Monte Carlo results.  (B) Monte Carlo full amplifier's second 
stage’s frequency response simulations.  Note the wide variability in gains.  
0.2 0.4 0.6 0.8
0
50
100
150
200
Percent
C
o
u
n
t
0 0.5 1 1.5 2 2.5
0
50
100
150
200
250
300
Percent
C
o
u
n
t
20 25 30 35 40 45 50 55 60
0
50
100
150
200
Gain (dBs)
C
o
u
n
t
10
-1
10
0
10
2
10
4
10
6
10
8
-60
-40
-20
0
20
40
60
Frequency (Hz)
G
a
in
 (
d
B
)
80  Circuit design and simulation 
  
 
Figure 2.17: Monte Carlo results for THD at wire “prebuff” 
The second stage produced a wide variation in gain ranging between 25-55 
dB, with a peak between 25-35 dB (Figure 2.16). Its THD was also quite variable, 
although most values were below 5% (Figure 2.17). Analysis of the problem pointed 
to the DC voltage of the wire “prebuff” which was poorly defined as mentioned 
earlier.  In Figure 2.18 A and B, the DC voltages for wires “A” and “B” are shown to 
vary between 1-1.6 V.  
 
(A) 
 
(B) 
Figure 2.18: (A) Monte Carlo results for DC point of wire "A". (B) Monte Carlo results for DC 
point of wire "B".
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Figure 2.19: DC voltage of the wire "prebuff" 
The DC point of the wire “prebuff” was poorly defined and floated between 
0.9 and 1.4 V (Figure 2.19), and before the final changes to the circuit (cf. Section 
2.2.5) it varied all the way to the 0 and 2.2 V rails at which point the amplifier 
completely stopped functioning. The amplifier uses the high input impedance of the 
buffer to convert the differential stage‟s output current into a high voltage gain, and 
therefore the gain of amplifier varied with value of the input impedance of the voltage 
buffer.  The DC voltage of the wire “prebuff” was also affected partly by the voltage 
divider consisting of the input impedances of the path to ground (MN10 and MP11, 
Figure 2.6) and the path to VDD (MP10 and MN11, Figure 2.6) in the voltage buffer.  
Altogether, the variations in amplifier gain were indicative of the changes in the input 
impedance of the voltage buffer.  To overcome this problem, I added a pad 
connection to the wire “prebuff”, for control of its DC point.  I also tested different 
transistor sizes and changed the input folded cascode architecture into a two stage 
differential structure to achieve a reasonable compromise between good THD and 
robust gain.  
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(A) 
 
(B) 
Figure 2.20: (A) Monte Carlo histogram of AC current amplitudes on the wire “prebuff” for 
1000 simulations.  Note the smaller variance. (B) 500 Monte Carlo simulated currents on the wire 
“prebuff” in the time domain for a 1 kHz input tone.  Note that although the DC offset changes, 
the amplitude remains almost constant.  
The amplitude of the current output from the differential stage was quite 
constant (Figure 2.20).  Also, as I will describe in chapter 3, I was able to use the wire 
“prebuff” to achieve better, more consistent results. By applying the method I will 
describe later, I bypassed the voltage buffer and sampled the output current from the 
differential stage from the pad connected to “prebuff” to generate a robust output 
voltage.  Since this modification was successful, it was further evidence that the first 
stage was robust and the voltage buffer caused the variability seen in the Monte Carlo 
results.  
2.3.3 Time domain response 
To demonstrate the linearity of the amplifiers I stimulated each of them with a 
500 Hz, 100 µV amplitude sine wave split into a +50 µV and a -50 µV signal for the 
non-inverting and inverting input of the amplifier, respectively.  In Figure 2.21 I show 
the simulation setup and input signals used.  
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A 
 
B 
Figure 2.21: (A) Simulation setup.  The positive and negative inputs of the amplifier were each 
connected to a sine wave generator of opposite sign, each of which had a 1.1 V DC offset.  (B) 500 
Hz tone, 100 µV input signal with its 1.1 V DC offset removed to aid in viewing the amplitude: 
red=positive input; blue= negative input 
To demonstrate the amount of distortion I superimposed the simulated time-
domain output of each amplifier with a sine wave of equal amplitude and phase 
(Figure 2.22 A, C, E, and G). Although the curves line up closely, the simulated 
outputs are visibly shaped differently from the sine waves, indicating some distortions 
of the signals.   
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(A) 
 
(B) 
 
(C) 
 
(D) 
 
(E) 
 
(F) 
 
(G) 
 
(H) 
Figure 2.22: Simulated amplifier time domain response and its FFT.  A, C, E, and G show the 
output for the four amplifiers. black=sine wave of equal frequency, amplitude and phase shift.  B, 
D, F, and H show an FFT of the amplifier versions’ simulated time domain output signals. The 
signals were windowed with a Hamming window to reduce leakage before the FFT, so the 
magnitudes are around half their true value.  (A) 3P1.1DC time domain. (B) 3P1.1DC FFT. (C) 
4P1.1DC time domain. (D) 4P1.1DC FFT. (E) 3P0DC time domain. (F) 3P0DC FFT. (G) 4P0DC 
time domain. (H) 4P0DC FFT. 
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Figure 2.22 also shows the fast-Fourier Transforms (FFTs) of the output 
signals.  The 4P1.1DC amplifier version has a similar amount of distortion as the 
3P1.1DC amplifier version.  The 3P1.1DC and the 4P1.1DC amplifier versions had 
the peak magnitudes at the fundamental frequency, 500 Hz, of around 40 and 37 mV, 
respectively with only around 3 mV at their first even and odd harmonics (1 kHz and 
1.5 kHz, Figure 2.22 B and D). The magnitude of their third and fourth harmonics 
were even smaller, but still clearly visible.  The output of the 3P0DC and 4P0DC 
amplifiers are different from the 3P1.1DC and 4P1.1DC amplifiers.  The FFT shows 
that the magnitude at all the frequencies was smaller than that for the 3P1.1DC and 
4P1.1DC amplifiers.  Also, whereas the even harmonics were larger than the odd ones 
for the 3P1.1DC and 4P1.1DC amplifiers, the odd were larger for the 3P0DC and 
4P0DC amplifiers.  However, the power at the fundamental was still much larger than 
that at the higher harmonics. Figure 2.22 H shows the FFT of the simulated output 
signal from the 4P0DC amplifier version.  The fundamental tone in this amplifier had 
the least power of all four amplifier versions.  Additionally, the power at the second 
harmonic was so low it was almost hidden by the fundamental‟s side lobes, but the 
third harmonic was more visible.   
2.3.4 Noise plots 
The integrated noise generated by the individual circuit elements for all four 
amplifier types followed a typical 1/f curve, but was much greater in the 3P0DC and 
4P0DC amplifier types (Figure 2.23).  The integrated output noise for the 3P1.1DC 
amplifier was 5.12 mV and 3.55 mV for the 4P1.1DC amplifier.  The input referred 
noise for the 3P1.1DC amplifier was 4.5 µV, which is considerably less than any 
normal neuronal signal.  The 4P1.1DC amplifier‟s input referred noise was 3.15 µV, 
which is also very small. Such small input referred noise levels would help in gaining 
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high signal-to-noise ratios when measuring input signals.  The output noise is 52.6 
mV for the 3P0DC amplifier and is 45.2 mV for the 4P0DC amplifier.  The input 
referred noise is 71.4 µV for the 3P0DC amplifier and 53.4 µV for the 4P0DC 
amplifier.  This is much higher than that for the 3P1.1DC and 4P1.1DC amplifier 
versions, but still less than the amplitude of most neuronal signals, which are in the 
order of a few hundred µV.   
 
(A) 
 
(B) 
 
(C) 
 
(D) 
Figure 2.23: Output circuit noise as a function of frequency for (A) 3P1.1DC (B) 4P1.1DC  (C) 
3P0DC  (D) 4P0DC.  All amplifiers produce a 1/f noise characteristic.  
2.4 Simulated Amplifier Characteristics 
Table 2.2 summarizes the characteristics of the four amplifier types.  For both 
amplifiers with an extra connection to “prebuff”, reduced the bandwidth by 5.5 kHz. 
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power.  The 3P1.1DC and 4P1.1DC amplifier versions generated an order of 
magnitude less noise than the 3P0DC and 4P0DC versions.   
Table 2.2: Summarized amplifier characteristics 
 4P1.1DC 3P1.1DC 4P0DC 3P0DC 
Bandwidth 7.9 kHz 13.5 kHz 7.9 kHz 13.5 kHz 
Input referred noise 3.15 µV 4.497 µV 53.4 µV 71.4 µV 
Output noise 3.55 mV 5.122 mV 45.2 mV 52.6 mV 
Gain 62.26 dB 62.25 dB 62.26 dB 62.25 dB 
Total current 106.2 µA 106.2 µA 110.2 µA 110.2 µA 
Total power 234 µW 234 µW 242 µW 242 µW 
THD @ 50 Hz 15.4% 15.4% 14.6% 14.6% 
THD @ 100 Hz 15.4% 15.4% 14.6% 14.6% 
THD @ 500 Hz 15.4% 15.3% 14.3% 14.5% 
THD @ 1 kHz 14.8% 15.0% 14.2% 14.3% 
THD @ 5 kHz 10.5% 12.9% 8.68% 11.2% 
THD @ 10 kHz 6.41% 9.73% 4.16% 7.17% 
THD @ 20 kHz 7.40% 6.24% 1.17% 2.33% 
THD @ 3dB point 8.05% 8.14% 6.31% 4.54% 
2.5 Summary/Discussion 
Table 2.3 shows a summary of characteristics of the four amplifier types 
compared with four amplifiers that were built by other groups to record neuronal and 
muscle potentials.  The table lists the gain, the circuit bandwidth, input referred noise, 
the power consumption, whether it includes a wireless transmitter, and the total area 
of the probe. The four probes other groups developed were meant for recording from 
larger animals.  The first three, already mentioned in chapter 1 were used to record 
from bigger insects.  The last amplifier recorded from a bird and was discussed earlier 
in this chapter (cf. Section 2.2.1). Ando, Shimoyama, & Kanzaki (2002) implemented 
an RF transmitter to record muscle activity from a freely flying hawkmoth, Agrius 
convolvuli. Takeuchi & Shimoyama (2004) updated their previous probe adding an 
amplifier and used it to record from the ventral nerve cord in a cockroach. Harrison, 
Fotowat, Chan, Kier, Leonardo, & Gabbiani (2010) designed a probe with a neural 
recording probe, an EMG recording probe, and an accelerometer on a PCB with an 
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RF transmitter and used it with a tethered dragonfly and a freely jumping locust. 
Sarpeshkar, et al. (2007) designed an amplifier and transmitter to record neural 
activity from a zebra finch.   
Table 2.3: Comparison of neural recording probes.  The best values from each category are highlighted. 
Amplifier Gain (dB) Bandwidth 
(kHz) 
Input 
Referred 
Noise (µVrms) 
Power 
Consumption 
(W) 
Includes 
Transmitter 
4P1.1DC 62 7.9 3.15 234µ no 
3P1.1DC 62 14 4.5 234µ no 
4P0DC 62 7.9 53.4 242µ no 
3P0DC 62 14 71.4 242µ no 
(Takeuchi & 
Shimoyama, 
2004) 
40 3 Not reported 10m yes 
(Ando, 
Shimoyama, & 
Kanzaki, 2002) 
Only 
transmitter 
3 Not reported 3.6m yes 
(Harrison, et al., 
2010) 
60 5 25 2.64m yes 
(Sarpeshkar, et al., 
2007) 
40 5 5.5 7µ yes 
Harrison, Fotowat, Chan, Kier, Leonardo, & Gabbiani (2010) and my 
amplifiers each give more gain than Sarpeshkar, et al (2007) and Takeuchi & 
Shimoyama (2004) while Ando, Shimoyama, & Kanzaki (2002) does not have an 
amplifier on their probe.  My simulated bandwidths are larger than those in the 
literature, and my input referred noise levels were lower than those reported in the 
literature for the 3P1.1DC and 4P1.1DC amplifier versions, but had higher input 
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referred noise levels for the 3P0DC and 4P0DC amplifier versions with. Takeuchi & 
Shimoyama (2004) and Ando, Shimoyama, & Kanzaki (2002) did not report their 
probes‟ input referred noise levels but Harrison, Fotowat, Chan, Kier, Leonardo, & 
Gabbiani (2010) had 25 µV and Sarpeshkar, et al. (2007) only 5.5 µV but as my 
amplifier has 10 times the gain this means it will have considerably higher SNR.  My 
amplifier also compares well on power consumption, although the three insect 
recording probes from the literature do not report the power consumption of their 
amplifiers alone and Sarpeshkar, et al‟s (2007) amplifier uses less power.  
 
There are two issues with my amplifier design.  The first is that although the 
simulation results fit the requirements, the Monte Carlo simulations showed that 
achieving a robust design was challenging.  The first stage proved to be robust, and to 
give consistent gain and THD values, but the second stage varied greatly, and with it 
the output gain. Difficulties obtaining both low THD and high gain Monte Carlo 
results were probably mostly due to the voltage buffer and especially variations of its 
input impedance that caused the problem.  The variation seemed to be related to a 
poorly defined DC point on an internal wire (“prebuff”) connecting the initial 
differential stage and the output voltage buffer and was probably related to the high 
output impedance of the differential stage and high input impedance of the output 
voltage buffer that I was using in an attempt to achieve a high gain.   Because of this 
problem, on two versions of the amplifier, I added a pad to connect to the “prebuff” 
wire to improve the results. As I will demonstrate in chapter 3, I was able to use this 
pad to consistently achieve 60 to 70 dB of gain and very good linearity on all the 
physical amplifiers.  The second issue was that while trying to achieve better Monte 
Carlo results, I compromised the THD results and the most robust amplifier designs 
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were the most nonlinear ones. One potential solution would have been to use 
feedback, which I did not because it was already difficult to get enough open loop 
gain. To achieve a 70 dB clean closed-loop gain I would have required an open-loop 
gain of at least 90 dB.  I probably could have established this with two stages, each 
having less gain and feedback, but as I will show in the next chapter this was not 
necessary to achieve my overall objective.  
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3 Chip layout and testing 
The aim of this chapter is to present the layout design and the results from 
characterizing the manufactured chip, whose design was discussed in Chapter 2.  This 
chapter is organized into 4 sections.  Section 3.1 describes the design of the chip 
layout and which blocks of devices from the schematic were matched—a necessary 
design step that will be described below.  Section 3.2 shows measurements of 
bandwidth, noise, linearity, and time domain performance of the manufactured 
amplifiers.  As mentioned in chapter 2, two of the four chip versions (4P0DC and 
4P1.1DC) of the amplifier had an extra connection pad to access an internal wire 
(“prebuff”) used to increase the consistency of its behaviour. The same characteristics 
were measured from these modified versions of the chip, while using a stabilization 
circuit connected to the “prebuff” wire (Section 3.3).  Finally, I compared the 
performance of my chip with that of a commercial extracellular amplifier (Section 
3.4).   
3.1  Layout 
The chip was manufactured using a 0.35µm technology from Austria Micro 
Systems.  After designing a circuit schematic and setting device dimensions, the next 
step before manufacture is to map out the devices as they will be manufactured on 
silicon. The map of the devices on silicon is called the layout.  As stated in Chapter 1, 
transistor properties are determined by their sizes.  However, it is not only absolute 
properties, such as size, shape, doping concentrations, etc., of individual transistors 
that matter, but also their properties in relation to those of other transistors included in 
the circuit. I will discuss this topic in more detail later.  Therefore, an important issue 
while working on the layout is that it is not only necessary to draw the shapes for each 
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individual transistor, resistor, and capacitor and to electrically connect them, but also 
to decide which devices must be “matched”.   Matching is the act of intertwining the 
layout of multiple devices to ensure their relative transconductance (gm) fit the design.  
This section describes the design of the layouts for the individual amplifier devices 
and for the entire amplifier schematics. 
3.1.1 Transistor Matching 
Details on layout are given by Hastings (2006) and Tsividis (2002, p. Chapter 
6). In the following I will provide a brief account on transistor matching and why it is 
necessary. During deposition of conducting polysilicon, metal, or dielectric layers, 
and during the doping of N or P regions, the exact sizes and shapes of these regions 
on the chip deviate from the design specified values for several reasons.  Errors can 
occur during the creation of the masks or when aligning the masks for 
photolithography. Also, during doping, shadows from the photoresist and transistor 
gates can lead to uneven doping in the source and drain regions (Figure 3.1). 
Temperature or voltage gradients across the chip during operation can also affect the 
electrical properties of the transistors (Figure 3.2 C; (Hastings, 2006)). 
 
Figure 3.1: When creating transistors first the gates are placed on the surface of the chip and then a layer of 
photoresist.  Holes are etched out of the photoresist where doping is needed.  One cause of mismatches are 
so called “tilted implants” in which the doping material is fired at the silicon at an angle (Hastings, 2006, pp. 
524-525). The metal oxide forming the gate and the photoresist on the chip cast shadows during doping.  
These shadows result in transistor drains and sources with unequal overlap under the gate. 
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These problems are mitigated to a certain extent because often, the exact 
properties of an individual transistor are not as important as their relative gm in 
relation to other transistors. For example, recalling from Chapter 1, the output current 
from a current mirror in terms of width and length ratios is: 
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 (3.1) 
where Wout and Lout and Win and Lin are the width and length of the output and input 
transistor, respectively.  The behaviour of the current mirror circuit and its output are 
controlled by their size ratios and not by their absolute sizes.  Matching refers to 
laying out devices together so that any potential errors affect both devices in the same 
way so that the relative gm of the transistors remains constant.  Matching also applies 
to other blocks of devices whose relative strengths have to be conserved such as the 
two input transistors of a differential amplifier stage.   
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Figure 3.2: (A) Example current mirror schematic, to illustrate transistors that need to be matched.  (B) 
One transistor of dimensions W/L is equivalent to N transistors of dimension (W/N)/L connected in parallel.  
Transistor matching takes advantage of this relationship, by dividing each device to be matched into some 
number of smaller equally sized pieces and then laying them out together and intertwining the pieces.  (C) 
The two transistors in the current mirror in A are divided into two subdevices and placed together. This 
will ensure that any error caused by temperature or voltage gradients are the same for both transistors. 
This will keep their relative gm ratios constant. 
Before I discuss how devices are matched, recall from Chapter 1 that the 
output current from a transistor in the saturation region is: 
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W
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VVCI     (3.2) 
If a transistor of width W and length L is divided into N smaller devices with 
W/N widths, the current each individual transistor subdevice generates is: 
  2
2
1
THGS
N
W
oxnn
VV
L
CI   ,  (3.3) 
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where N is the number of the transistor subdevices contributing.  Since the outputs of 
multiple current sources in parallel add up (Cogdell, 1996, pp. 35-38), connecting 
these transistors in parallel results in a total current of: 
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(3.4) 
which is equal to the original transistor‟s output current.  To match two or more 
transistors, they must first be divided into several equally sized smaller devices the 
layouts of which have to be drawn intertwined. These subdevices are often called 
“fingers” (Hastings, 2006).  Figure 3.2 C shows a type of “matching” layout called 
“common-centroid.”  This is a layout for two matched, equal-sized transistors A and 
B from the current mirror schematic in Figure 3.2 A. Each transistor from the mirror 
is divided into two smaller transistors of half their original width. Since in the original 
circuit their sources were connected, they share the same N-doped source regions.  By 
intertwining their layouts and arranging them in the same orientation any error-
causing factor should affect both transistors in the same way (e.g. (Tsividis, 2002, pp. 
231-236)). In addition to being laid out in “common-centroid” formation, transistors 
can be “interdigited.” Interdigitization refers to matching structures in which the 
fingers from each transistor are alternately placed in a single row rather than in a 
multi-row grid such as a “common-centroid” structure. Another standard layout 
method is to add dummy transistors to each side of a matching structure so that 
transistors on different sides of the matching structure have the same shading effects 
(Hastings, 2006, pp. 266-7, 524; Tsividis, 2002).   
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3.1.2 Design Matching Structures 
The final circuit (Figure 3.3) including the input source followers for versions 
3P0DC and 4P0DC includes 7 subcircuit blocks to be matched: (i) the current mirror 
(highlighted in dark blue), (ii) the two input transistors (light blue), (iii) the eight 
NMOS transistors in the differential stage (dark green), (iv) the four PMOS transistors 
in the differential stage (dark red), (v) the two current mirror NMOS transistors that 
drive a biasing current into MP11 in the voltage buffer (light red), (vi)  the four buffer 
transistors (light green), and finally (vii) the two input source follower transistors that 
are used to step up the voltage from 0V DC to 1.1V DC (light blue). These last two 
transistors are only used by versions 3P0DC and 4P0DC.  In this section I will 
describe each of these matching structures.   
 
Figure 3.3: Matching of devices in the final circuit amplifier.  Shaded colours indicate transistors matched.  
For further explanation see text.   
3.1.2.1 Current mirror 
There are two versions of this part of the layout: one for 3P0DC and 4P0DC 
and one for 3P1.1DC and 4P1.1DC. 3P0DC and 4P0DC had source followers at the 
input to step the input DC level to 1.1 V. Two extra transistors defined bias currents 
for these two input source followers (Figure 3.3, top current mirror, dark blue).  
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Therefore, for 3P1.1DC and 4P1.1DC the current mirror has four transistors (Figure 
3.4) while for 3P0DC and 4P0DC it has six transistors (Figure 3.5). 
 
Figure 3.4: (A) Bias current mirror schematic for 3P1.1DC and 4P1.1DC.  (B)  Current mirror layout 
I designed the matching structure for the three output current mirror using 24 
fingers with widths of 5µm and lengths of 10µm. A 2-by-12 matching structure 
(Figure 3.4 B) was used.  I added two dummy transistors on the edges and used two 
fingers for each dummy transistor, MP7, MP9, and MP10 and 14 fingers for MP8.   
 
Figure 3.5: Six transistor current mirror used by 3P0DC and 4P0DC (A) schematic (B) layout 
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For the five output current mirror, I again used 5x10µm fingers and added 
MP12 and MP14, both of which have two fingers.  For this matching structure I used 
a 4-by-8 grid of fingers, divided into pairs which share the same source (Figure 3.5).  
The dummies used were two 20x10µm transistors divided into 4 parts.   
3.1.2.2 Input source followers. 
Two transistors building a source follower were used to step the input voltage 
from 0 to 1.1 V (Figure 3.6 A).  They needed to be matched for them to feed equal 
signals into the differential stage. This was essential because unequal inputs would 
have decreased the common mode rejection ratio, which I aimed to keep high to avoid 
the amplification of background noise.  The layout, as shown in Figure 3.6 B was 
interdigited (Hastings, 2006, p. 523). 
 
Figure 3.6: Layout matching structure (B) of the input source followers’ schematic (A).  For explanation see 
text.  
3.1.2.3 Input transistors. 
The two input transistors of the differential stage were also interdigited 
(Figure 3.7).  I broke each of the two transistors up into four 100x10µm parts and 
intertwined them so that they were arranged in two pairs, with inward and outward 
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facing sources, respectively.  The average distance between the pairs was about the 
same.  I placed 100x10µm dummy transistors on either side of the structure for 
protection against shadowing effects.   
 
Figure 3.7: Differential stage input transistors (A) schematic (B) layout.  For explanation see text.  
3.1.2.4 Bottom 8 differential stage transistors 
I matched the bottom eight transistors of the differential stage so that the load 
across each branch of the differential stage was equal. To obtain a current 
amplification of 5 times, I chose a size ratio of 1/5 between the inputs and outputs of 
the two cascoded current mirror structures feeding the second stage.  In this case, I 
achieved matching by designing one large structure including all eight transistors 
using 50x20µm fingers.  That meant using single fingers each for transistors MN1-4 
and five fingers each for MN5-8. This resulted in 24 transistor fingers, which I 
complimented by dummy transistors to a 4x8 grid (Figure 3.8 B).  Then I placed four 
additional dummy transistors in a column on each side of the matching structure.  
MN14, to which all the other transistors had to be matched, were placed in the centre.   
100  Chip layout and testing 
  
 
Figure 3.8: Bottom 8 differential stage transistors: (A) schematic (B) layout.  See explanation in text.   
3.1.2.5 Top 4 differential stage transistors 
To match the top four transistors of the differential stage, I broke each of them 
down into four 100x5µm sections, and placed them in a 2x8 grid (Figure 3.9 B).  
Because they were PMOS transistors, I could arrange them all in the same N-well but 
had to include N-well contacts between every fourth transistor to protect against latch 
up.   The well was connected to VDD.  I placed dummy transistors on both sides so that 
MP6 would be affected by shading in the same way as the other transistors.   
 
Figure 3.9: Top PMOS differential stage transistors (A) schematic (B) layout. Explanation in text 
Chip layout and testing  101 
  
3.1.2.6 Two bottom buffer transistors 
The current mirror sending the bias current into the input diode-connected 
PMOS transistor of the voltage buffer required only a simple matching structure.  It 
was done by using a classic AB/BA common-centroid structure with each transistor 
broken into two 5x10µm pieces (Figure 3.10 B).  I added four 5x10µm dummy 
transistors around the sides and a substrate contact down the middle as well as on both 
sides to protect the circuit against latchup.   
 
Figure 3.10: Voltage buffer bottom current mirror. Explanation in text. 
3.1.2.7 Buffer output transistors 
The voltage buffer in my circuit consists of two PMOS transistors and two 
NMOS transistors.  They were matched together even though they were different 
types, which meant that each PMOS was placed in its own small N-well.  The two 
diode-connected input transistors and the two output transistors were divided into two 
5x3µm and ten 5x3µm parts, respectively. I added 8 dummy transistors to the 
resulting 24 parts to create an 8x4 array, flanked on either side by a column of dummy 
transistors (Figure 3.11 B).  Substrate and well contacts were added in vertical 
columns to protect against latchup.   
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Figure 3.11: Voltage buffer.  Explanation see text. 
3.1.2.8 Current source output current mirror 
As a reminder from chapter 2, there are four amplifier types, but additionally, 
the specifications called for four channels, which means four amplifiers of each type.  
Also, to reduce the number of contact pads and thus area, I designed for an on chip 
current source. The current source had two current mirrors, for which matching 
structures were required.  Since I was aiming to use four recording channels, the 
chip‟s current source (section 2.2.7) included a current mirror with four outputs to 
send reference currents to all four amplifiers.  All the transistors in this current mirror 
were matched to ensure the correct bias currents were generated.  MN1 and MN2 
were divided into two 2.5x5µm parts and the four output transistors (MN3-6) were 
divided into four 2.5x5µm parts.  The 20 resulting transistors were laid out in a 5x4 
grid with MN1 and MN2 in the centre as shown in Figure 3.12 B.  To ensure even 
etching, two columns of four dummy transistors were placed on either side of the 
structure.   
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Figure 3.12: Current source output mirror.  Explanation in text. 
3.1.2.9 Current source top current mirror 
The current source used two current mirrors.  For the top current mirror, I 
broke up MP1 into two 1.5x1µm parts and MP2 into eighteen 1.5x1µm parts (Figure 
3.13).  MP1 was placed in the middle and all the parts were arranged in a 10 by 2 
array (Figure 3.13 B).  Four dummies were placed on either side for even etching.   
 
Figure 3.13: Current source top current mirror.  Explanation in text. 
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3.1.3 Construction of Amplifier  
The next step in laying out the chip was to assemble the matching structures 
and to connect them to form the layout of individual amplifiers. As mentioned above 
two versions of the amplifier layout were required: one for 3P0DC and 4P0DC and 
one for 3P1.1DC and 4P1.1DC.  Additionally, I laid out two modifications of each of 
these two versions to create top/bottom versions and side versions which kept the 
input and output lines close to the pads at the edges of the chip.   
3.1.3.1 3P0DC and 4P0DC layout design 
 
 
Figure 3.14: 3P0DC and 4P0DC layouts.  Explanation in text. 
For the 3P0DC and 4P0DC top/bottom layout (Figure 3.14) I placed the voltage 
buffer and the input source followers close to the top edge close to the location of 
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their pads.  The current mirror was at the bottom to keep it close to the current source 
in the centre of the chip.  The differential stage‟s input transistors were placed 
immediately below the input source followers, to reduce the distance signals must 
travel, and just next to the matching structure of the bottom differential stage 
transistors (MN1-8).  Those transistors drove and were immediately next to MP3-6, 
which are in turn just below the output buffer they connect to.  This arrangement 
ensured that the signal path was always minimal.  The longest connections were for 
the bias currents provided by the current mirror. The signals travelling along those 
connections, however, were constant and should not change during circuit operation.  
The layout for amplifiers located on the bottom of the chip was made by rotating this 
layout by 180 degrees. 
 
Figure 3.15: 3P0DC and 4P0DC side layout.  Explanation in text. 
For the layout with the amplifiers positioned at the sides of the chip I had to 
arrange the inputs and output close to the sides under the constraints of minimizing 
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area and the signal path length. This did not allow me to position the output voltage 
buffer exactly next to the edge of the chip. It was more important, instead, to place the 
inputs close to the edges where the pads were located since (i) input signals are 
always weaker than output signals and (ii) to avoid attenuation of input signals.  
Therefore the input source followers were placed directly on the side (Figure 3.15). 
The inputs to the differential stage (MP1-2) and the differential stage load transistors 
(MN1-8 and MP3-6) were placed in consecutive order below.  The output from the 
top differential stage transistor block (the wire “prebuff”) is connected to the voltage 
buffer in the centre.  The amplifier current mirror is located towards the centre of the 
chip to keep it close to both the parts of the amplifier it supplies current to and to the 
chip‟s current source, which defines the input current of the current mirror.   
3.1.3.2 3P1.1DC and 4P1.1DC layout design 
The 3P1.1DC and 4P1.1DC versions of the amplifier take their inputs directly 
into the differential stage without connecting to the source followers (Figure 3.16).  
The current mirror used by 3P1.1DC and 4P1.1DC is different from the 3P0DC and 
4P0DC current mirror because it does not need to supply bias currents to the two 
source followers which step up the input voltage. Also its matching structure is 
smaller, consisting of only four transistors instead of six.  As with the 3P0DC and 
4P0DC  design, I created different layouts depending on the amplifiers depending on 
whether they were located on the top/bottom or on the sides.   
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Figure 3.16: (A) 3P1.1DC and 4P1.1DC schematic.  Blue = current mirror; dark red = differential stage top 
transistors; purple = differential stage input transistors; dark green = differential stage bottom NMOS 
transistors; light red = current mirror for MP11 in voltage buffer; light green = voltage buffer  (B) 3P1.1DC 
and 4P1.1DC full layout.  Further explanation in text. 
The layout for amplifiers positioned on the top of the chip is shown in Figure 
3.16.  I placed the input transistors and the voltage buffer near the top to be close to 
their pads and thus minimized the signal path length.  The input transistors were close 
to the NMOS transistors they drive, which were next to the PMOS transistors they 
connect to. The latter transistors were located just below the output buffer.   
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Figure 3.17: 3P1.1DC and 4P1.1DC side layout.  Explanation in text. 
For the side layout (Figure 3.17), similarly to 3P0DC and 4P0DC, I arranged 
the input transistors on the sides close to the pads and laid out the structures to 
minimize signal path length and area.  I had to place the output buffer in the centre 
and further away from the output pad to keep the area at a minimum. But at least the 
signal it sends to the output pads is amplified and less prone to noise contamination 
and attenuation.  The current mirror was also close to the left edge and thus in 
proximity to the current source.   
3.1.3.3 Current Source 
The schematic and layout of the current source are shown in Figure 3.18 A 
and B, respectively.  Most of the area of the current source was taken up by the 
capacitor C and the resistor R2.  They, along with the transistor MN3, produce a 
glitch current (cf. Section 2.2.7) to start up the current source.  The resistor R1 and the 
two transistor matching structures form the main part of the current source and were 
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placed close together.  Four output bias currents were taken from the bottom current 
mirror and were fed into the current mirrors of each of the four amplifiers for the four 
recording channels on the chip.   
 
Figure 3.18: (A) on chip current source schematic.  Dark red=top current mirror.  Blue=output current 
mirror. (B) current source layout 
3.1.4 Chip layout 
In this section I describe mini Application Specific Integrated Circuit (ASIC) 
layouts for the four versions of my amplifier.  Each mini ASIC hosts only one 
amplifier version out of those chosen to be manufactured, but four copies of it. 
Finally, I present the layout of a larger test chip that contains four copies of each of 
the four amplifier versions, which is the design that was sent for manufacturing. 
3.1.4.1 Mini ASIC designs with single versions of the amplifier 
The 3P1.1DC mini ASIC, shown in Figure 3.19, had 17 pads in total.  Each of 
the four amplifiers has two input and one output pads.  Other pads were allocated to a 
VDD and ground power supplies for the chip, and a 3.3 V and 0 V power supply for the 
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guard ring and electrostatic discharge (ESD) protection circuitry, respectively.  The 
size of this ASIC was 2.1x2.3mm. 
 
Figure 3.19: 3P1.1DC, mini ASIC layout.  Note that further reduction in area is possible.  Large sections of 
the chip are unused.  Further explanation of the layout is in the text. 
The 4P1.1DC version had an extra pad connected to the wire “prebuff.”  Its 
mini-ASIC layout is shown in Figure 3.20. The mini ASIC for this type of amplifier 
had 20 pads: 4 for each of the 4 amplifiers, 2 for circuit power supply, and 2 for the 
guard ring power supply.  This chip was not manufactured but would have had an 
area of 2.1x2.3mm.     
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Figure 3.20: 4P1.1DC mini ASIC layout.  See text for more information 
The layout of the 3P0DC ASIC is similar to that of the 3P1.1DC ASIC, except 
for the amplifier blocks used, which were equipped with source follower inputs.  The 
mini-ASIC of this chip layout has 16 pads and it assumes the spatial dimensions of 
2.2x2.3mm (Figure 3.21).   
 
The 4P0DC mini-ASIC had 20 pads and is 2.2x2.3mm (Figure 3.22).  The 
four amplifiers were placed around the current source for easy access, and also close 
to the outer sides of the chip to reduce path lengths and signal attenuation.   Extra 
pads were added to connect the wire “prebuff” to external circuitry.   
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Figure 3.21: 3P0DC mini ASIC layout.  For more information see text. 
 
Figure 3.22: 4P0DC, mini-ASIC layout 
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3.1.4.2 Large ASIC with all four amplifier types 
Four copies of each of the four types of amplifier were laid out (Figure 3.23) 
for convenient testing of all amplifier versions.  They were arranged in different 
corners.  The four 4P1.1DC and four 3P1.1DC amplifiers were placed in the top right 
corner and the bottom right corner, respectively, while the four 4P0DC and four 
3P0DC amplifiers were located in the bottom and top left corners.  Each set of four 
amplifiers was arranged to hug the corner they were in to minimize the distance to 
their input and output pads. Separate current sources were included to supply the 
different amplifier types.  The top and bottom of the chip had 14 pads each for four 
amplifiers.  The right and left side of the chip each both 16 pads for 14 amplifier 
inputs and outputs and two power supplies.  Again the guard ring had a separate 
power supply of 3.3 V than the circuit, which was powered by 2.2 V.  The yellow 
tracks in Figure 3.23 going around the chip indicate the guard ring and ESD 
protection circuitry. Substrate contacts in the centre (blue lines in the centre of Figure 
3.23) made sure the substrate was well grounded to protect against latchup.  The chip 
dimensions were 3.3x3.5mm.  Referring back to the dimensions of the fly head 
described in chapter one, this means that the chip would be too big to fit into the head 
capsule and would be larger than the dorso-ventral extent of the back of the head but 
less wide.  To record from motion sensitive neurons in the fly, the chip would have to 
be fixed to the back of the animal‟s head capsule and had to be equipped with 
electrodes which could reach the lobula plate deep inside the head.  Although a fly 
with this chip attached to the back of its head would not be able to move on its own, 
the animal could be fixed to a holder which may be mounted on a mobile robot.  Such 
arrangement would still allow for monitoring the neural activity while the fly is 
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actually moving through the environment with most of its sensory modalities being 
stimulated. 
 
Figure 3.23: Layout with 4 of each of the 4 types of amplifier on one large test chip 
3.2 Chip characterization  
The manufactured chips were characterized by means of their frequency 
responses, noise, and linearity. In addition, I used the chips to record the signals of 
motion sensitive neurons in the fly. I will first describe the test setup (section 3.2.1), 
then present the results  (section 3.2.2), and finally summarize the chip characteristics 
(section 3.2.3). 
3.2.1 Methods and Materials 
The chip was manufactured in both packaged and unpackaged versions.  The 
unpackaged versions were to be implemented in the fly‟s head capsule.  The packaged 
versions were meant for characterizing the chip.  A circuit diagram and photographs 
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of the test setup are shown in Figure 3.24 A-C.  I used a custom printed circuit board 
(PCB) to connect the packaged chip to a power supply, output, and input wires using 
subminiature version A (SMA) connectors.  
 
Figure 3.24: Test setup. (A) Test schematic.  A Stanford Research Systems SR785 spectrum analyzer 
generated test signals, which were fed through two -20 dB attenuators, and a voltage buffer to drive a 
transformer.  The output of the transformer provided the input to my amplifier. Both the input signal to 
and the output signal from my amplifier were measured by the spectrum analyzer.  (B) photograph of test 
setup showing the spectrum analyzer on the right.  The bottom aluminium box in the centre of the picture 
contains the voltage buffer and the transformer. The top box contains an I-to-V circuit, which will be 
discussed in section 3.3.  Behind the aluminium boxes are three DC power supplies.  The white PC case on 
the left was used to shield the PCB to which my chip was connected.  (C) photograph taken from the inside 
of the shielding PC case of the PCB with my packaged chip in the centre. SMA to BNC connectors were 
used to connect the chip to the test circuitry and power supplies. 
The system was tested using a Stanford Research Systems SR785 2-channel 
spectrum analyzer.  As the minimum signal size that the analyzer‟s test output source 
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could generate is 100 µV and the amplifier was meant to amplify signals of no bigger 
than 300µV and as small as 10s of µV, the signal needed to be attenuated before it 
was fed into the amplifier.  To reduce the signal amplitude of the spectrum analyzer 
output, I used two Telegärtner J01006A0837 attenuators.  Each attenuator had a gain 
of -20 dB (1/10 times gain) and an input resistance of 50 Ω.  The attenuators were 
shielded and had standard Bayonet Neill-Concelman (BNC) connections. They were 
therefore less susceptible to picking up noise. I used a R/Z1606 transformer to convert 
test signals into positive and negative halfwaves fed into the positive and negative 
inputs of the amplifier, respectively.  This was done by using a transformer that was 
double tapped on one side and triple tapped on the other side. I sent the test signal into 
the double-tapped side and connected positive and negative inputs of one of my 
amplifiers to the two outer taps of triple-tapped side of the transformer, while 
connecting a DC input bias voltage of 0 or 1.1 V to the centre tap (Figure 3.24). Since 
the input resistance of the transformer was too small for the voltage dividers to 
function correctly, inside a shielding metal box, I connected an Analog Devices 
AD549JH opamp in source follower mode to be used as a voltage buffer for the input 
of the transformer.  This way, the output of the attenuators drove the high input 
impedance of the opamp rather than the low input impedance of the transformer.  The 
opamp, in turn, drove the transformer.  I used a custom PCB to connect the packaged 
versions of my chip the transformer and the spectrum analyzer. The PCB was placed 
inside a grounded PC case for shielding.  Three DC power supplies were used: a 
Rapid Electronics dual rail power supply of +/- 15 V, a Rapid Electronics HY3005D-
2 to supply 3.3 V for the chip guard ring and 2.2 V for the chip circuitry, and a 
Thurlby Thandar Instruments PC320QMT to supply 0 or 1.1 V for the amplifier input 
DC bias.   
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Figure 3.25: Frequency response of attenuator. The red line is the response while the output is not 
connected to my amplifier and is almost a flat -40 dB response.  The blue line is the response when the 
output is connected to the input of my amplifier and is -53 dB falling off after 10 kHz.    
I measured the frequency response of all the circuitry (the opamp, the 
attenuators, and the transformer) between the spectrum analyzer output test source 
and the input to my amplifier (Figure 3.25). I tested both with and without the 
transformer connected to my amplifier.  When testing across this circuitry without 
connecting it to my amplifier I measured a flat -40 dB attenuation.  When the box was 
connected to the inputs of the amplifier the attenuation was around -52 dB and 
dropped off further at frequencies > 20 kHz (Figure 3.25).   
3.2.3 Testing results 
Five performance parameters were assessed on five of the fifteen packaged 
chips: frequency spectrum, a time domain measurement, a linearity test called HD2, a 
second linearity test called IMD, and a chip noise measurement. Since there were four 
copies of each amplifier type per chip, I characterized a total of 20 amplifiers of each 
type.   I measured each amplifier‟s frequency response (gain vs. frequency) between 
0.1-25 kHz. The spectrum analyzer obtained the frequency response by sweeping a 
test sine wave across those frequencies and measured the ratio between the 
amplifier‟s input and output magnitudes.  I also saved a time domain plot of an 
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amplified sine wave on a Tektronix DPO4032 oscilloscope as a qualitative check for 
signal distortions. I also performed two quantitative linearity tests.  The first was 
HD2, which determines the amplifier‟s distortion by comparing the amplitude of the 
first harmonic with that of the fundamental output tone.  The second linearity test is 
called IMD, which measures the intermodulation of two tones at different frequencies 
due to nonlinearities in the amplifier (see below).  Finally I characterized the 
integration of circuit noise.  
3.2.3.1 Frequency Response  
 
(A) 
 
(B) 
 
(C) 
 
(D) 
Figure 3.26: Frequency responses for the amplifiers.  Each colour is for amplifiers from a different chip.  
(A) 3P0DC (B) 3P1.1V.  Note that only one of them achieves a gain of 64 dB.  This specific 64 dB, 3P1.1V 
amplifier was used for linearity tests, to save a time domain response, and to record signals from a fly as 
described in section 3.5. (C) 4P0DC (D) 4P1.1DC  
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All versions of the amplifier showed low pass characteristics.  Another 
conspicuous feature of this lot of amplifiers was their high variability in forms of gain 
and bandwidth. The gain of the 3P0DC amplifier varied between 27 and 47 dB 
(Figure 3.26).  The mean gain was 37 dB with a standard deviation of 5.8 dB between 
1.9 kHz and >25 kHz, where the latter frequency was the highest tested.  The mean 
cut-off frequency was 8.5 +/- 7.4 kHz. The 3P1.1DC amplifier type performed best 
compared to the other amplifier versions. One amplifier of this type had a gain of 64 
dB, which is within the specifications. I used this 3P1.1DC amplifier to record time 
domain signals, perform linearity measurements, and record from a neuron in the fly 
brain. However, one 3P1.1DC amplifier was defective.  Discounting the non-
functioning amplifier, the gains varied between 32.4 and 64 dB.  The mean gain was 
43.4 +/- 9.8 dB.  The bandwidth varied from 0.8-22 kHz with a mean of 10 +/- 8.5 
kHz. The 4P0DC version of the amplifier had gains varying between 28 and 52 dB. 
The mean was 37 +/- 7 dB. The 3dB point ranged from between 0.7-17 kHz with a 
mean of 6 +/- 5 kHz. The 4P1.1DC version of the amplifier had gains between 28 and 
52 dB with a mean of 42 +/- 8 dB.  The cut-off frequency varied between 1.5-23 kHz 
having a mean of 6.4 +/- 6.5 kHz.  Therefore, except for the one 3P1.1DC amplifier, 
the tested amplifiers did not match the specifications.   
3.2.3.2 Time Domain 
As a visual linearity measurement, I used the signal generator in the spectrum 
analyzer to stimulate the 64 dB 3P1.1DC amplifier with a 300 µV, 1kHz sine wave 
and used a Tektronix DPO4032 oscilloscope to record the amplifier‟s output signal. 
Figure 3.27 shows a plot of the output signal during a 10 ms time interval.  The 
sinusoidal shape is still apparent, but distortions plus noise are visible. 
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(A) 
 
(B) 
Figure 3.27: (A) Time domain response for an input 300 µV 1 kHz sine wave from the 64 dB 3P1.1DC 
amplifier (B) FFT of the time domain response.  Note that the highest magnitude is at the 1 kHz input, but 
that there are other visible contributions, especially for the odd harmonics at 3, 5, and 7 kHz. 
The Fourier transformed time domain signal shows peaks in the magnitudes of 
the higher harmonics of the 1 kHz tone caused by nonlinearities of the amplifier 
(Figure 3.27 B). The magnitudes of the odd harmonics at 3, 5, and 7 kHz are 
noticeably higher than those at even harmonics.  
3.2.3.3 HD2 results 
For the 64 dB 3P1.1DC amplifier, I measured HD2.  HD2 is a measure of 
signal distortion that compares the magnitude of the fundamental tone with that at the 
first harmonic.  It is quantified by the ratio of the magnitude of the fundamental tone 
divided by the magnitude of the first harmonic.  Measurements were made for input 
signals at 1.3, 2.6, 3.8, and 5 kHz.   The input signal was varied in amplitude from 
100 µV down to 10 µV, or the minimum possible value before the magnitude of 
higher harmonics disappeared in the background noise.  The minimum HD2 value 
was around -25 dB for each frequency except 1.325 kHz, where it was -23dB (Figure 
3.28).   
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Figure 3.28: HD2 for the 64 dB 3P1.1DC.  The input signal was varied from 10 µV up to 100 µV and the 
HD2 values reached minimums between -23 and -25 dB which corresponds to 14 to 18%.   
 
(A) 
 
(B) 
Figure 3.29: (A) Frequency spectrum for an input signal of 2550 Hz. Note the harmonic at 5050 Hz.  As the 
input signal decreased the harmonic was eventually indistinguishable from the background noise.  (B) 
Frequency spectrum after the magnitude of the harmonic has become too small to be distinguished from the 
background noise.  Note the dashed line at 5050 Hz where a harmonic should appear.  The fundamental 
output tone is still visible, but any smaller input signals, HD2 measurements are meaningless because the 
harmonic can no longer be perceived.   
As just discussed, the HD2 provides an important measure of linearity there 
were limits as to how small an HD2 value could still be interpreted, because only if 
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the input signal is sufficiently large, the magnitude of the output at the harmonic can 
be distinguished from the background noise.  This can be graphically seen by 
considered Figure 3.29. Figure 3.29 A shows the spectrum when the input signal is 
still large enough to generate a harmonic that peaks above the background noise. In 
Figure 3.29 B, although the output tone is clearly visible in the spectrum, the first 
harmonic has disappeared in the noise band.  For all linearity measurements, I stopped 
reporting values once I could no longer distinguish the output magnitudes at 
harmonics from the baseband noise.  
3.2.3.4   IMD results 
The next analysis performed on the amplifiers was an Inter-Modulation 
Distortion (IMD) measurement.  IMD is a measure of distortions caused by the 
interaction between two input tones due to nonlinearities in the system.  To properly 
interpret the IMD and to understand what causes it, we should first consider a 
completely linear input-output system: 
 inout AVV  , (3.5) 
where, A is some constant which may depend on the input frequency.   However, for 
any real system there will be nonlinear effects.  These can be described in terms of a 
power series: 
     
3
in
2
ininout
VCVBAVV  (3.6) 
where the constants, A, B, C, etc. steadily decrease for higher powers.  It is these 
higher order terms that become visible in a Fourier transform of the system‟s output 
as peaks at the higher harmonics of the input signal.  This can be demonstrating by 
considering that if the input signal is:  
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  tVin cos , (3.7) 
which results in an output: 
       
             



t3costcostcosCt2cosBtcosA
tcosCtcosBtcosAV
4
1
2
1
2
1
2
1
32
out
(3.8)
 
VOUT is seen in the frequency spectrum as tones at integer multiples of the 
input signal‟s frequency, for a simple input with just one tone.  Distortions can be 
measured by comparing the magnitudes at the higher order harmonics with the 
magnitudes at the fundamental tone, as it was done in the HD2 analysis based on the 
first harmonic.  However, HD2 quickly becomes inaccurate because the harmonics 
start to appear outside the passband of the circuitry.  If this is the case, the harmonics 
are filtered out, and the calculated HD2 value becomes deceptively small.   
 
The IMD provides an alternative linearity measure.  Here, the linearity 
analysis is based on two tones fed into the amplifier, in which case the input is of the 
form: 
    ttVin 21 coscos    (3.9) 
The output will consist of four visible tones.  The first two are caused by the 
linear part of the system‟s transfer function and are simply described by: 
     tcostcosAV 21out   (3.10) 
However, two other harmonic tones will become visible, which are caused by 
the third order term of the transfer function.  Ignoring the rest of the equation, it is 
easy to show that: 
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Neglecting the cubed terms, which just add peaks at the third harmonics of the 
input tones, and expanding the middle terms we obtain: 
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  (3.12) 
and: 
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  (3.13) 
From this, it can be seen that there are tones at 212    and 122   .  IMD 
measures the magnitude at these two tones in relation to those at the two fundamental 
tones: 
 

IMD 
M 1  M 2
2
M
2 2  1
 M
2 1  2
2
,
 
(3.14) 
where M is the magnitude measured at frequency . One factor making IMD 
measurement more accurate than HD2 is that the harmonics are closer to the input 
tones and are therefore less likely to be outside the circuit‟s passband and thus filtered 
out.   
 
I made two sets of IMD measurements.  One using a frequency difference of 
100 Hz and another of 1 kHz. Five IMD measurements were performed at input 
frequencies of 1.6, 3.325, 5.050, 6.775, and 8.5 kHz.  For the 100 Hz IMD 
measurement, and for each test frequency, two input tones at 50 Hz above or below 
the test frequency were fed into the amplifier generating harmonics at 150 Hz above 
and below the test frequency.  For example, for the 1.6 kHz measurement, the input 
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tones were at 1.55 and 1.65 kHz and the harmonics were at 1.75 and 1.45 kHz.  The 
input tones were varied in amplitude from 300 µV down to 0.1 µV.  As shown in 
Figure 3.30 the IMD values decreased for decreasing input amplitudes.  The smallest 
IMD value was obtained for 3.325 kHz, which resulted in an IMD value of -29 dB.  
The others reached minimum IMD values of between -22 and -28 dB.   
 
Figure 3.30: 100 Hz IMD values for the 64 dB 3P1.1DC amplifier.  The input tones were varied in amplitude 
between 10 and 300 µV.  The frequencies reported in the legend correspond to the centre frequency between 
the two tones.  For example the two tones for the 1600 Hz curve are at 1550 and 1650 Hz and have 
harmonics at 1450 and 1750 Hz.   
 
Figure 3.31: Individual frequency spectrum for an IMD measurement for tones around 3325 Hz.  Note that 
the main output tones are at 3275 and 3375 Hz and there are smaller contributions are found for harmonics 
at 3175 and 3475 Hz, which are highlighted by dashed lines.  
A similar analysis of the 64 dB 3P1.1DC amplifier was performed where the 
input tones were 1 kHz apart. For 1600 Hz (Figure 3.32), the input tones were 2100 
and 1100 Hz with harmonics at 3100 and 100 Hz.  The input amplitudes were again 
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varied between 300 and 10 µV.  For each frequency the IMD value decreased with 
decreasing input amplitudes up to around -35 dB.  The 1600 Hz IMD value became 
much worse than the others for very small values because the lower harmonic tone 
was at 100 Hz, which is also the first harmonic of 50 Hz background noise 
presumably picked up from the mains power supply.  This made the IMD value 
increase because I was measuring mains noise rather than signals related to the 
harmonics of the input signals.   
 
Figure 3.32: 1 kHz IMD results for the 64 dB 3P1.1DC amplifier.  The input signals again ranged between 
10 and 300 µV.  Minimum IMD values were between -27 and -35 dB.  Note that the signals increase for the 
smallest input signal due to noise hiding the true magnitudes of the harmonics 
To show the problem caused by the 100 Hz harmonic of background 50 Hz 
noise, a frequency spectrum for 1600 Hz is shown in Figure 3.33. For this IMD 
measurement, two output tones are expected at 1100 and 2100 Hz and two harmonics 
at 100 and 3100 Hz.  However there are clear contributions due to 50 Hz background 
noise and its harmonics, including its 100 Hz harmonic adding to the distortion tone. 
Although the higher harmonic at 3100 Hz has almost disappeared into the background 
noise, a peak is still visible at 100 Hz.  
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Figure 3.33: Frequency spectrum for two tones around 1600 Hz at 1100 and 2100 Hz.  Peaks are expected at 
the harmonics at 100 and 3100 Hz.  The 100 Hz harmonic is considerably larger than the 3100 Hz harmonic.  
This is probably due to the fact that, unlike the 2100 Hz tone, the 100 Hz tone lies inside the passband of the 
amplifier and because the 100 Hz tone matches one of the harmonics of the 50 Hz mains background noise.  
Thus I avoided measuring the 1 kHz separated IMD at 1600 Hz for future amplifiers.   
In Figure 3.34 the frequency spectrum for 3325 Hz is shown, at the point 
when the harmonic peaks have just disappeared in the background noise, and although 
peaks at main output tones of 3825 and 2825 Hz are clearly visible, the magnitude of 
harmonics at 4825 and 1825 are difficult to discern from the background.   
 
Figure 3.34: Frequency spectrum for 3325 kHz with fundamental tones at 3825 and 2825 Hz and harmonics 
at 4825 and 1825 Hz, indicated by dashed vertical lines.  Note that for this level of input signal the 
harmonics are too small to be discerned over the noise.   
3.2.3.5 Noise 
At the final stage of testing the amplifiers, I assessed their output noise. For each 
measurement, the amplifiers‟ inputs were connected directly to the DC power supply 
generating the appropriate 0 or 1.1 V input bias voltage.  Then the output was 
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measured by the spectrum analyzer between 0 and 25 kHz and a plot of the frequency 
spectrum was saved.  In addition to circuit noise, however, there is also high 
frequency Electromagnetic (EM) background noise.  This results in a conspicuous 
peak near 20 kHz in most of the frequency spectra (Figure 3.35). Additionally, for all 
amplifiers the noise around 100 Hz is much higher than for the rest of the spectrum.  
This is probably due to both 1/f-noise and the harmonics of 50 Hz mains background 
noise.  
 
(A) 
 
(B) 
 
(C) 
 
(D) 
Figure 3.35: Noise spectra for the tested amplifiers The background noise close to 20 Hz (red arrows) is 
probably due to EM in the testing environment. (A) 3P0DC. (B) 3P1.1DC. (C) 4P0DC (D) 4P1.1DC 
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The circuit noise for the 64 dB 3P1.1DC amplifier, which had the highest gain 
of all tested amplifiers, is typical of 1/f flicker noise.  It drops off quickly with 
frequency and levels out around 1.8 mV (Figure 3.36).   
 
Figure 3.36: Noise spectrum for the 64 dB 3P1.1DC amplifier, which follows a 1/f relationship. 
3.2.4 Results Summary 
Table 3.1 summarizes the testing results.  The best amplifier tested was an 
individual 3P1.1DC amplifier which had a gain of 64 dB, and did therefore match the 
required specifications.  I chose this amplifier to record neural signals from a fly, even 
though its output was clearly distorting and it did not produce particularly good HD2 
or IMD results.  Furthermore, there was massive variability in all the designs with 
bandwidth varying up to 100%. There was also large variability in the amplifier gains 
of up to 23%.  This shows that although the design could match specifications, it was 
not robust enough to the variability of the manufacturing process.  
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Table 3.1: Summary of measured amplifier characteristics.  AMS=Austria Micro Systems, the company 
that manufactured the chip.  Note the high variability of the performance parameters.  
Amplifier  3P0DC 3P1.1DC 4P0DC 4P1.1DC 
Process AMS 0.35 µm 
(c35b4c) 
AMS 0.35 µm 
(c35b4c) 
AMS 0.35 µm 
(c35b4c) 
AMS 0.35 µm 
(c35b4c) 
3dB 
Bandwidth 
8.5 +/- 7.4 kHz  10.5 +/- 8.4 kHz  5.9 +/- 4.7 kHz  6.4 +/- 6.5 kHz  
Max 
Bandwidth 
>25 kHz 22 kHz 17 kHz 23 kHz 
Min 
Bandwidth 
1.9 kHz 100 Hz 700 Hz 1.5 kHz 
Gain  37 +/- 6 dB  43.4 +/- 9.8 dB  37 +/- 7 dB  42 +/- 8 dB  
Max Gain 47 dB 64 dB 52 dB 52 dB 
Min Gain 27 dB 32 dB 28 dB 28 dB 
3.3 Repeated Characterization Results using Stabilization circuit 
As shown in the previous section testing of the different amplifier designs 
showed highly variable results.  The Monte Carlo results (chapter 2) predicted a 
certain degree of variability and hinted at potential causes.  One problem that was 
identified by the Monte Carlo simulations is that the DC point of the wire “prebuff” 
was poorly defined as a result of the high output impedance of the differential stage 
and the high input impedance of the voltage buffer.  To address this problem and to 
possibly increase the robustness of the amplifier‟s behaviour, I introduced an external 
control that allowed me to access the “prebuff” wire by adding an extra pad to the 
chip.  However, connecting to that wire was problematic in the sense that anything 
connected would be in parallel with the voltage buffer, and could therefore reduce the 
load driven by the differential stage.  Since the gain of the amplifier depends on the 
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high input impedance of the voltage buffer, a reduction in load driven by the 
differential stage would also reduce the gain of the amplifier.   
 
 
(A) 
 
(B) 
Figure 3.37: I-to-V converter circuit connected to the wire “prebuff” inside the amplifier.   The I-to-V 
converter circuit supplied 1.1 V to the positive terminal to hold the DC point of the wire “prebuff” at a 
constant value that was stabilized by the feedback connection. The I-to-V converter circuit also samples the 
current from of the differential stage and converts it to an output voltage through an I-to-V converter.  (A) 
Simple resistive feedback using a 10 MΩ resistor.  For simplification I will refer to the amplifiers connected 
to this circuit with an R suffix, i.e. 4P0DCR and 4P1.1DCR. (B) Equivalent resistance feedback using a 
resister T-network.  I will refer to the amplifiers connected to this I-to-V circuit as 4P0DCT and 4P1.1DCT. 
To solve this problem, I took advantage of the fact that the input of an opamp 
has a very high impedance and—by using feedback—the negative input‟s DC voltage 
could be controlled.  Therefore, I connected the “prebuff” pad to the negative input of 
an opamp and connected 1.1 V to the positive terminal. Furthermore, by placing a 
large resistor in the feedback path, the opamp could be used as a current to voltage 
converter that samples the output current from the differential stage to generate an 
output voltage signal.  I tested two versions of the feedback network to configure the 
opamp: one used a simple 10 MΩ resistor and the other consisted of a T-circuit with 
an equivalent feedback resistance.  The circuit diagrams for these configurations are 
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shown in Figure 3.37 A and B.  For the remainder of this chapter, I will refer to the 
two four-pad amplifier versions connected to the simple 10 MΩ resistor I-to-V 
converter or to the T-circuit I-to-V converter as the 4P0DCR and 4P1.1DCR or the 
4P0DCT and 4P1.1DCT, respectively.   
3.3.1 Characterization results  
The same characterizations performed on the basic amplifiers were repeated 
on the 4 pad amplifiers which were connected to the I-to-V converter (Figure 3.37).  
Again the frequency response, circuit noise, linearity and a time domain signal were 
measured.  
3.3.1.1  Frequency Response 
I characterized the gain versus frequency for both the 4P0DC amplifier and 
the 4P1.1DC amplifier versions both connected to the simple feedback resistor and 
the T-network.  
 
Figure 3.38 A shows the gain distribution for the 4P0DCR; the average was 63 
+/- 2 dB ranging from 60-66 dB. All amplifiers tested were compliant with the 
original 60-70 dB gain specifications.  The mean bandwidth was 2.4 kHz +/- 500 Hz 
and ranged between 1.8 kHz and 4 kHz.  The bandwidth is smaller than the target 5 
kHz bandwidth, but still large enough to pass most of the frequency components 
contributing to an action potential.   
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(A) 
 
(B) 
 
(C) 
 
(D) 
Figure 3.38: Frequency responses for the 4P0DC and 4P1.1DC amplifiers connected to the two I-to-V 
converters. These results are all much more consistent than those obtained without the I-to-V converter. (A) 
4P0DCR (B) 4P0DCT (C) 4P1.1DCR (D) 4P1.1DCT 
The 4P0DCT amplifier had a mean gain of 64 +/- 2.2 dB, and ranged between 
60 and 68 dB (Figure 3.38 B), which again is within the target specifications.  The 
mean bandwidth is 1.6 kHz +/- 500 Hz and ranges between 900 Hz and 3 kHz and is 
slightly smaller than that of the 4P0DCR.  However, the bandwidth of both versions is 
much less variable than that of the amplifiers without 1.1 V “prebuff” stabilization.   
 
The gain of the 4P1.1DCR ranged between 60 and 66 dB with a mean of 64 
+/- 1.5 dB (Figure 3.38 C).  Its bandwidth ranged from 1.7 kHz to 5 kHz, with a mean 
of 2.8 +/- 0.8  kHz.  Again, the gain was within the target specifications and the 
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frequency response was much more robust than the amplifiers without the 
stabilization circuit.   
 
Figure 3.38 D shows the gain of the 4P1.1DCT to vary between 64 and 68 dB 
(mean = 65 +/- 1 dB).  The bandwidth was between 0.9 and 2 kHz with an average of 
1.8 +/- 0.4 kHz.  This version, too, was more robust than the amplifier without the 
stabilization circuit and within the design specifications aimed for.  The 4P1.1DCT 
had a slightly reduced bandwidth compared to the 4P1.1DCR.   
3.3.1.2 Time domain plot 
Plots of the output signals in the time domain when feeding a 1 kHz, 300 µV 
sine wave into the two types of amplifiers connected to the two different I-to-V 
converter circuits are shown in Figure 3.39 (A, C, E, and G).  In addition, the Fourier 
transforms of the time domain signals are also shown in Figure 3.39 (B, D, F, and H) 
to give a qualitative indication of signal distortions.  There are some low frequency 
peaks (possibly 50 Hz noise), but it is clear from the absence of peaks at the 
magnitudes of the input signal that the signal is distorted very little (Figure 3.39).  In 
the Fourier transformed signals hardly any power at the harmonics could be detected.  
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Figure 3.39:  Time domain output plots from the 4P0DC and 4P1.1DC connected to the I-to-V converter 
circuits and their respective FFTs, when fed by a 1 kHz sinusoidal input signal of 300 µV amplitude. The 
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modulation of the time domain signals is caused by 50 Hz EM noise. Note the high linearity as indicated by 
the lack of peaks at the harmonics of the 1 kHz input signal. (A) 4P0DCR time domain (B) FFT of 
4P0DCR’s time domain signal. (C) 4P0DCT time domain signal (D) FFT of 4P0DCT’s time domain signal. 
(E) 4P1.1DCR time domain signal (F) FFT of 4P1.1DCR’s time domain signal.  (G) 4P1.1DCT time domain 
signal (H) FFT of 4P1.1DCT time domain signal.  Note different y-axis scales in A/C and E/G.  
3.3.1.3 HD2 results 
For all 4-pad amplifiers, HD2 measurements were performed using both the 
simple resistor feedback in the I-to-V converter and the T-resistor network.  In all 
cases the HD2 values decrease with decreasing input amplitudes (Figure 3.40) similar 
to versions without the stabilization circuit.  When using the stabilization circuitry, 
the amplifiers‟ performance was much more linear. As a consequence, in order to see 
contributions at harmonics above the background noise, required to asses HD2 values, 
much larger input signals had to be used.  The amplifiers were tested with signals at 
(i) 500 Hz to be significantly above the 50 Hz noise and its harmonics and at (ii) half 
the bandwidth of the amplifier so that the harmonic would still be just inside its 
passband.  I measured HD2 values for at least one amplifier of each of the two types 
in combination with the two I-to-V converter circuits. The results from one of each of 
the four types of amplifier are shown in Figure 3.40.   
 
For the 4P0DCR, the HD2 value reaches a minimum around -65 dB (Figure 
3.40, A).  This amplifier was tested with sinusoidal input signals of 500 and 841 Hz 
within an amplitude range between 1-5 mV.  The 4P0DCT was tested at 500 Hz and 
762 Hz.  The minimum values were around -75 dB for 762 Hz and close to -80 dB for 
500 Hz (Figure 3.40, B).  The smallest input signal amplitudes 3.5 mV and 2.7 mV at 
762 and 500 Hz, respectively.  For the 4P1.1DCR, HD2 measurements were 
performed at 500 Hz and 2521 Hz.  The linearity measurements reached their minima 
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at -67 and -69 dB (Figure 3.38, C) within a range of input amplitudes from 1-5 mV.  
For the 4P1.1DCT HD2 measurements were performed at 500 and 999 Hz.  The HD2 
value decreased to around -80 dB (Figure 3.38, D). The input amplitude was tested 
down to below 2 mV.  
 
(A) 
 
(B) 
 
(C) 
 
(D) 
Figure 3.40: HD2 results for the 4P0DC and 4P1.1DC amplifiers connected to the two I-to-V converter 
circuits.  Each amplifier was tested at two frequencies: 500 Hz and half that amplifier’s bandwidth.  The 
first frequency was 500 Hz to keep it safely above 50 Hz background noise, and the second frequency was 
half the amplifier’s bandwidth to keep its harmonic within the passband.  The amplifiers were tested using 
input signals ranging between 1-5 mV, which is much larger than the 300 µV maximum the amplifier was 
meant to handle, but for smaller signals the harmonics disappear into the background noise and HD2 
measurements do not produce meaningful results.  Each amplifier was tested to the minimum amplitude 
possible input signal that would still generate meaningful HD2 results.  (A) HD2 for a 4P0DCR. It was 
tested at 500 and 841 Hz for input signals between 1 and 5 mV. Minimum observable values were around -
65 dB. (B) HD2 for the 4P0DCT.  Measurements were made for a 500 and a 762 Hz tones with input signals 
between 2.5 or 3.5 to 5 mV.  Minimum values of close to -80 dB were measured. (C) HD2 for a 4P1.1DCR.  
It was tested at 500 and 2521 Hz with input signals from 1-1.5 up to 5 mV and minimum HD2 values of close 
to -67 or -69 dB were measured. (D) HD2 for a 4P1.1DCT.  It was tested at 500 and 999 Hz and minimum 
values of close to -80 dB were measured.  Note the different y-axis scales 
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For the 4P0DCR, the HD2 value reaches a minimum around -65 dB (Figure 
3.40, A).  This amplifier was tested with sinusoidal input signals of 500 and 841 Hz 
within an amplitude range between 1-5 mV.  The 4P0DCT was tested at 500 Hz and 
762 Hz.  The minimum values were around -75 dB for 762 Hz and close to -80 dB for 
500 Hz (Figure 3.40, B).  The smallest input signal amplitudes 3.5 mV and 2.7 mV at 
762 and 500 Hz, respectively.  For the 4P1.1DCR, HD2 measurements were 
performed at 500 Hz and 2521 Hz.  The linearity measurements reached their minima 
at -67 and -69 dB (Figure 3.38, C) within a range of input amplitudes from 1-5 mV.  
For the 4P1.1DCT HD2 measurements were performed at 500 and 999 Hz.  The HD2 
value decreased to around -80 dB (Figure 3.38, D). The input amplitude was tested 
down to below 2 mV.  
3.3.1.4 IMD results 
To obtain another linearity measure for the amplifiers connected to the 
stabilization circuitry, I determined the IMD using two tones that were separated by 
100 Hz and by 1 kHz.  Because the bandwidth of the amplifiers was not always wide 
enough to transmit the two tones and their harmonics, I did not test all amplifiers with 
the 1 kHz separation.   
 
The 100 Hz IMD results are shown in Figure 3.41.  Most of them reached 
minimum values between -65 and -75 dB (0.56-0.18%) although one of the 4P1.1DC 
versions reached -95 dB  (0.018%).  These results all indicate a very high degree of 
linearity. 
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Figure 3.41: 100 Hz separated IMD measurement for the 4P0DC and 4P1.1DC amplifiers while connected 
to the I-to-V circuits. (A) 4P0DCR.  It was tested with tones around 1130 and 1600 Hz and minimum values 
of -67 and -75dB were measured.  (B) 4P0DCT was tested with tones around 530 and 1000 Hz and minimum 
values of -67 and -70 dB were measured. (C) 4P1.1DCR was tested with tones around 1600 and 2945 Hz and 
minimum values of -75 and -78 dB were measured. (D) 4P1.1DCT.  It was tested with tones around 352 and 
1600 Hz and minimum values of -80 and -95 dB were measured.  Note the y-axis is not the same in all 
graphs. 
In Figure 3.42 a frequency spectrum for IMD analysis obtained from the 
4P1.1DC with input frequencies of 302 and 402 Hz.  The output tones are visible, but 
the harmonics have already disappeared into the background noise.  There are several 
peaks at higher harmonics of 50 Hz background noise visible in the spectrum, 
especially odd harmonics, which indicate the presence of mains noise.   
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Figure 3.42: Frequency spectrum for an IMD measurement with input tones at 302 and 402 Hz.  Note the 
two large output peaks but that the two harmonics at 200 and 500 Hz, whose location is indicated by the 
dashed vertical line, have disappeared in the background noise.  For signals this small meaningful IMD 
measurements are no longer possible, since it would be calculated using noise measurements rather than 
true signal magnitudes.  
The 1 kHz separated IMD results are shown in Figure 3.43.  The measured 
IMD values reach minimum values between -65 and -75 and generally decrease with 
input signal amplitude.  The amplifiers were tested for input signals between 1-6 mV, 
which were considerably larger than the maximum 300 µV expected of neuronal 
signals. For signal amplitudes < 1 mV, however, the harmonics disappeared into the 
background noise and IMD values could not be assessed.   
 
In summary, these IMD results were greatly improved compared to those 
without using the I-to-V converter circuit.  Previously the minimum values were 
typically in the range of -25 to -35 dB compared to -65 to -75 dB, and in one case 
even -95 dB, when using the I-to-V circuit. 
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(A) 
 
(B) 
 
(C) 
 
(D) 
Figure 3.43: 1 kHz separated IMD measurement for the 4P0DC and 4P1.1DC amplifiers. (A) 4P0DCR.  The 
amplifier was tested with tones at 1100 and 2100 Hz and a minimum value of -67 dB was measured. (B) 
4P0DCT.  It was tested with tones around 1600 Hz and a minimum value of -70 was measured. (C) 
4P1.1DCR.  It was tested at five sets of frequencies and minimum values between -67 and -75 dB were 
measured. (D) 4P1.1DCT.  It was tested with tones around 1600, 3325, 5050, 6775, and 8500 Hz and 
minimum values between -67 and -77 dB were measured.  Note the y-axis scales. 
3.3.1.5 Measured Circuit Noise 
For both versions of the 4 pad amplifiers and for both the simple- and T-
network connected resistors, I measured the output noise.  For these measurements I 
bypassed the attenuator and transformer circuit, and instead, directly connected the 
amplifiers to the input bias DC power supply.  Then the amplifier output, due only to 
internal circuit noise, was measured between 0 and 25 kHz by the spectrum analyzer, 
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which in all cases showed a 1/f characteristic superimposed by EM noise close to 20 
kHz that was probably picked up from the lab environment (Figure 3.44).   
 
(A) 
 
(B) 
 
(C) 
 
(D) 
Figure 3.44: Noise spectra. (A) 4P0DCR. (B) 4P0DCT. (C) 4P1.1DCR. (D) 4P1.1DCT.  Note the red arrows 
indicate two background EM noises in the testing environment, one at close to 20 kHz and one low 
frequency tone that included several harmonics. 
During one of this amplifier‟s noise measurements some low frequency 
background noise contaminated the signal, which shows up in the noise plot below 
500 Hz.   
3.3.2 Summary of results 
The results using the I-to-V converter were more consistent.  A summary of 
some of the properties observed in the amplifiers connected to the I-to-V converter 
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are shown below in Table 3.2.  When using the T feedback I-to-V circuit the 
bandwidth of the amplifiers was smaller than the circuit that used a simple large 
resistor feedback network.  The bandwidth ranged from 0.9-2 kHz for the 4P1.1DC 
version and 0.9-3 kHz for the 4P0DC version of the amplifier.  In contrast, the 
bandwidth ranged from 1.7-5 kHz and 1.8-4 kHz for the 4P1.1DC and 4P0DC 
versions, respectively, for the simple resister feedback I-to-V circuit.  The gains were 
similar for all four versions and ranged between 60 and 68 dB for all 80 amplifiers 
that were tested.  These results in terms of performance were both better and more 
consistent, with a worst case variance of 3% for the 4P0DCR compared to 23% for 
the 3P1.1DC, observed in the amplifiers without the I-to-V converter (section 3.3).  
Table 3.2: Summary of amplifier characteristics 
Amplifier  4P0DCR 4P0DCT 4P1.1DCR 4P1.1DCT 
Process AMS 0.35µm 
(c35b4c) 
AMS 0.35µm 
(c35b4c) 
AMS 0.35µm 
(c35b4c) 
AMS 0.35µm 
(c35b4c) 
3dB 
Bandwidth 
2.4 +/- 0.5 kHz 1.6 +/- 0.5 kHz 2.8 +/- 0.8 kHz 1.8 +/- 0.4 kHz 
Max 
Bandwidth 
4 kHz 3 kHz 5 kHz 2 kHz 
Min 
Bandwidth 
1.8 kHz 900 Hz 1.7 kHz 900 Hz 
Gain  63 +/- 2dB  64 +/- 2 dB  64 +/- 1.5 dB  65 +/- 1.4 dB  
Max Gain 66 dB 68 dB 66 dB 68 dB 
Min Gain 60 dB 60 dB 60 dB 64 dB 
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3.3.3 Discussion of the affects of the I-to-V converter on the amplifier 
performance 
Using the I-to-V converter to stabilize the amplifiers gave consistent and 
highly linear results, which easily met the gain specifications.  For all the amplifiers 
tested, the gain using an I-to-V converter circuit was between 60 and 70 dB regardless 
of what it had been without the I-to-V converter circuit.  The T-feedback version of 
the I-to-V converter circuit had smaller bandwidths than the resistor version, but both 
provided sufficient gains.  A possible explanation for the overall improvement may be 
that the I-to-V converter circuit stabilized the wire “prebuff” at 1.1 V, which in itself 
caused a better performance of the amplifiers. But it also seems to suggest that the 
current output of the differential stage is more robust and consistent across amplifiers 
than the overall amplifier‟s gain.  Therefore, the problem with the original amplifier 
design was probably caused by the output voltage buffer.  The I-to-V converter circuit 
would be too large to fit on and too heavy to be carried by a fly.  However, this 
system could still be used as part of a mobile, multisensory stimulating setup, where 
the fly is mounted on a mobile platform, such as a robot.  The chip could be fixed to 
the back of the fly head capsule and the I-to-V converter circuit could be mounted on 
the mobile platform with a wire link to the “prebuff” connection pad. This setup 
should still allow for stimulation of both the fly visual system and its halteres.   
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Table 3.3: Amplifier comparison.  The best results in each category are highlighted.   
Amplifier Max Gain 
(dB) 
Min Gain 
(dB) 
Max 
Bandwidth 
(kHz) 
Min 
Bandwidth 
(kHz) 
Area 
4P1.1DCR 66 60 5 1.7 3.3x3.5mm
2
 
4P1.1DCT 68 64 2 0.9 3.3x3.5mm
2
 
3P1.1DCR 66 60 4 1.8 3.3x3.5mm
2
 
3P1.1DCT 68 60 3 0.9 3.3x3.5mm
2
 
Good 3P1.1DC 64 64 8.7 8.7 3.3x3.5mm
2
 
(Takeuchi & 
Shimoyama, 
2004) 
40 40 3 3 15x18 mm
2
 
(Ando, 
Shimoyama, & 
Kanzaki, 2002) 
Only 
transmitter 
Only 
transmitter 
3 3  
(Harrison, et al., 
2010) 
60 60 5 5 13x9 mm
2
 
(Sarpeshkar, et al., 
2007) 
40 40 5 5 1.5 cm
2
 
In chapter 2, I compared the amplifier designs with previous designs reported 
in the literature.  Here I compare them again with the measured properties of my 
amplifier designs (Table 3.3). Without the stabilization circuitry, the amplifiers had 
highly variable properties, although one of the 3P1.1DC amplifiers had a gain of 64 
dB and a bandwidth of 8.7 kHz, both of which values are higher than any reported in 
the literature. When connected to the I-to-V converters all 4P1.1DC and 4P0DC 
amplifiers had gains ranging from 60-68 dB.  Their bandwidths, however, were often 
lower especially the 4P1.1DCT and 4P0DCT.  The 4P1.1DCR and 4P0DCR 
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amplifiers had bandwidths ranging from 1.7-5 kHz and 1.8-4 kHz, respectively, which 
is mostly lower than the 3 or 5 kHz reported for amplifiers in the literature.  A 
bandwidth of 2 kHz is sufficient to capture most of the dynamics of an action 
potential (cf. Section 2.1).  Most importantly, all the amplifier versions I designed are 
smaller than those in the literature.  My micro-recording probe with 16 amplifiers and 
all four versions is 3.3x3.5 mm
2
.  The probe in (Harrison, Fotowat, Chan, Kier, 
Leonardo, & Gabbiani, 2010) is the smallest of the four from the literature at 13x9 
mm
2
.  (Ando, Shimoyama, & Kanzaki, 2002) does not report a probe size, but the 
probe in (Takeuchi & Shimoyama, 2004) is 15x18 mm
2
.  The probe in (Sarpeshkar, et 
al., 2007) is the biggest at 1.5 cm
2
 but it was used in birds rather than insects.  As a 
fly‟s head is only 4x2.5 mm2 (cf. Chapter 1), none of the pre-existing micro-recording 
probes would work with moving flies, whereas the probes I designed would work 
with the fly on a mobile robot. 
3.4  Fly recording 
As a final test of the amplifier, I recorded from a motion-sensitive interneuron, 
H1 (cf. Section 1.1.1), in the fly lobula plate simultaneously using the 64 dB 3P1.1DC 
amplifier and a commercial extracellular amplifier (NPI EXT 10-2F). I will first 
describe the experimental set up (section 3.4.1) and then present, analyze, and discuss 
the recorded signals (section 3.4.2).  
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Figure 3.45:  Block diagram of experiment setup.   
 
Figure 3.46: Circuit diagram of setup including box contents. 
3.4.1 Methods 
A blowfly, Calliphora vicina, was used to record neuronal signals from 
spiking visual interneurons using the 64 dB 3P1.1DC amplifier and a commercial 
amplifier, using a preparation described by Ejaz, Peterson, & Krapp (2010).  The fly 
was first anesthetized by cooling it on ice. Then the legs, proboscis, and wings were 
removed.  The wounds were sealed with bee wax to prevent the fly from drying out.  
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Afterwards, the animal was fixed to a custom-built holder and the head was aligned 
with the stimulus setup using the pseudo-pupil method (Franceschini, 1975).  The 
right and left head capsules were opened to gain access to the lobula plate for the 
recording electrode and to place a reference electrode, respectively.  The fly was 
positioned in front of two computer monitors used for the generation of visual stimuli 
as illustrated in Figure 3.46 A.  Two micromanipulators (a Scientifica PS-7000-Z and 
one from Narishige) were used to place a recording electrode, a reference electrode, 
and a grounding electrode, the latter of which could be connected either to a 0 or 1.1 
V power supply.  The recording electrode was placed in the right lobula plate to 
record from output arborisations of the fly‟s left H1 neuron.  A stereo microscope 
(Leica, MZ95) was used for visual magnification of the fly head capsule when placing 
the electrodes. Shielded wires from the three electrodes were fed to a shielding box.  
Through the shielding box, the electrodes were connected in parallel to the 64 dB 
3P1.1DC amplifier and to the headstage (preamplifier) of a commercial, high 
specifications NPI EXT 10-2F extracellular amplifier.  The amplifiers required 
different input DC bias voltages (1.1 V for mine and 0 V for the NPI) and neither was 
AC coupled. Therefore, the inputs of 64 dB 3P1.1DC the amplifiers were fed through 
a voltage buffer and an AC-coupling connection to the appropriate DC voltage for 
that amplifier (see Figure 3.46 B).  The NPI amplifier‟s passband was set to a range 
between 100 Hz and 2 kHz.  The outputs from both amplifiers were fed through filters 
custom made by the Max Planck Institute electronics workshop set to high pass filter 
with a cut off frequency set at 300 Hz and sampled in parallel, by different channels, 
into a National Instruments USB-5215 DAQ at a rate of 125 kHz.  This allowed me to 
compare the output signals the 64 dB 3P1.1DC amplifier with those obtained with the 
NPI amplifier.   
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Two computer monitors were placed +/- 45º relative to the longitudinal body 
axis of the fly. Vertically oriented gratings were moved back and forth on the left 
monitor (display) to stimulate the motion sensitive H1 neuron.  Back-to-front and 
front-to-back movement of the grating resulted in increased and decreased spike 
generation in the H1 neuron, respectively. 
3.4.2 Results  
Figure 3.47 shows a trace of 4.5 s during which the same neural signals were 
recorded using the NPI amplifier (in blue) and the 64 dB 3P1.1DC amplifier (in red). 
The neuronal spike amplitudes were normalized to aid comparison of the two traces. 
Below the recording traces the time course of the stimulus is indicated.  The arrows 
signify in which direction the pattern was moving. For every spike the NPI amplifier 
recorded so did the 64 dB 3P1.1DC.   
 
Figure 3.47: 4.5 s of a recording trace sampled at 125 kHz from the NPI amplifier (blue) and the 64 dB 
3P1.1DC amplifier (red).  Below is a trace of the stimuli indicating the direction of pattern motion.  Blue 
arrows depict motion in the left H1’s preferred direction, and red arrows in the anti-preferred direction.  
The existence of spikes in the anti-preferred direction suggests that the left H1 was not the only neuron 
whose activity was recorded.   
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Figure 3.48 shows a 35 ms section of the recording trace (Figure 3.47) 
including three spikes spread out in time.  The signal the 64 dB 3P1.1DC amplifier 
(red) recorded closely matches those measured with the NPI amplifier (blue), except 
for the background noise.  To further compare the performance of the two amplifiers, 
I plotted time-frequency graphs for the NPI amplifier and the 64dB 3P1.1DC 
amplifier in Figure 3.48 B and C, respectively.  The spikes clearly appear in both 
time-frequency plots.  The lower cut-off frequency of 2 kHz for the NPI amplifier is 
reflected by the loss of power at higher frequencies in the time-frequency plot; while 
the 64dB 3P1.1DC amplifier has power extending into higher frequencies (Figure 
3.48).   
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Figure 3.48: Joint recordings of H1 spikes using a commercial NPI amplifier and the 64 dB 3P1.1DC 
amplifier.  (A) Time domain plots.  Red=my amp; blue= NPI amplifier.  (B) Time-Frequency (T-F) plot of 
the NPI amplifier.  (C) Time-Frequency plot of my amplifier.  Note the appearance of spikes in the T-F plots 
lining up with the spikes in the time domain plot (A).  The lower 2 kHz bandwidth of the NPI amplifier is 
evident from its shorter representation in the frequency domain (c.f. B&C) spike bandwidth. 
To facilitate further the assessment of my amplifier‟s performance, the NPI 
signal was digitally divided in magnitude by the amplifier‟s gain of 10000 in an 
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attempt to reconstruct the original signal.  The reconstructed input signal was used in 
a simulation of one of the 3P1.1DC amplifiers in Cadence. Figure 3.49 A and B show 
the input signal and the simulated output, respectively. The simulated amplifier only 
slightly distorted the input signal.  The output trace had an amplitude of 147mV 
compared to an input amplitude of 168µV, which indicates a gain of 900 times (59 
dB).  Also, compare Figure 3.49 B and the actual amplifier‟s recording shown in 
Figure 3.48 A.  The simulated amplifier output signal is very similar to the NPI 
amplifier‟s, except that the noise and the positive deflections of the potential are 
larger.  
 
Figure 3.49: Simulated response of the 3P1.1DC amplifier to a recorded signal.  (A) Input signal.  This 
signal was reconstructed by digitally dividing the recorded NPI trace (Figure 3.48 A) by 10000, the gain of 
the NPI amplifier, and adding a 1.1 V DC offset.  (B) Simulated output signal.  Note that the noise increased 
and the positive deflections of the action potential are more amplified than the negative.  This is evidence of 
some kind of distortion, but the action potentials are still easily identifiable.   
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In Figure 3.50 the cross correlogram between the NPI and the 64dB 3P1.1DC 
amplifier signals in Figure 3.48 for the first spike is shown.  A cross-correlation value 
of 1 means perfect matching, which this plot reaches, but only after 0.05 ms showing 
that the two signals do match up very well, but that there is a 50 µs difference in the 
two signal pathways due either to my amplifier having a different latency or due to 
the connection through the voltage buffer and AC-coupling circuitry.   
 
Figure 3.50: Cross-correlogram between the first spike recorded by the NPI amplifier and the first spike 
recorded by the 64 dB 3P1.1DC amplifier shown in Figure 3.48.  A value of 1 denotes a perfect match.  The 
peak in the cross-correlogram is at about 0.05ms, revealing a slightly different delay for the two amplifiers 
As a final comparison of the signals obtained with both amplifiers I plotted the 
Fourier transforms of the time domain signals the NPI and the 64 dB 3P1.1DC 
amplifier produced (Figure 3.51). Both Fourier spectra have roughly the same shape 
but, as expected, the magnitudes of the spectrum of the NPI amplifier at higher 
frequencies is attenuated compared with those from my amplifier due to the NPI 
amplifier‟s lower cut-off frequency (Figure 3.51).   
0 0.5 1 1.5 2
-0.4
-0.2
0
0.2
0.4
0.6
0.8
1
Time (ms)
C
o
rr
e
la
ti
o
n
154  Chip layout and testing 
  
 
Figure 3.51: FFT of recorded spikes.  (A) NPI Amplifier  (B) The 64 dB 3P1.1DC amplifier  Note that both 
power spectra have approximately the same shape, but the NPI amplifier has a lower cut-off frequency of 
about 2 kHz. 
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4 Summary & Future work 
4.1 Summary 
 
This thesis describes the design and testing of an extracellular neuronal 
recording probe that is small enough to be implanted into the head capsule of a fly. I 
developed a small differential amplifier with high gain, low noise, high linearity, and 
low power consumption.  The performance of the amplifier was assessed 
experimentally by recording extracellular neural activity from a directional-selective 
interneuron in the fly visual system. The signals recorded were similar to those 
measured by a commercial amplifier, both in the time and in the frequency domain. 
 
The development of the probe was driven by the urgent need for an amplifier 
that can be used to record neuronal activity in a minimally constrained or even freely 
behaving animal.  This primary objective in combination with the fact that the 
experimental animal to be studied is a fly imposed major constraints on the 
specification of the amplifier, most notably its size (cf. Chapter 1).   
 
 The specifications called for four channels on each probe to allow for 
recordings from multiple neurons.  The probe contains an amplifier for each channel 
and an on-chip current source to reduce the number of needed pads, and thus area.  
The amplifier design met bandwidth (>5kHz), gain (>60 dB), power (230µW), 
linearity, and noise (as low as 3.2µV input-referred noise) requirements, but Monte 
Carlo simulations suggested that the design was not robust to manufacturing 
variations.  Modifying the design to reduce variability improved the situation, but did 
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not solve it, and resulted in worse linearity measurements.  Analysis of the Monte 
Carlo simulation results suggested that the variability was tied to the behaviour of 
signals on an internal wire, which connected an input differential stage to an output 
voltage buffer.  Therefore, to improve performance, multiple versions of the amplifier 
were manufactured, including versions with a pad to access this internal wire with 
external stabilization circuitry (cf. Chapter 2). 
 
 To aid in testing the design, all versions of the amplifiers were laid out on a 
single ASIC.  There were four copies of four versions of the amplifier on each ASIC 
giving a total of 16 amplifiers per chip.  Each version had its own current source.  The 
entire ASIC had an area of 3.5x3.3 mm
2
, had 56 input/output pads, and 4 power 
supply pads (cf. Chapter 3.2). 
 
 The chip was tested using a Stanford Research Systems SR785 spectrum 
analyzer to measure the frequency response, circuit noise, and linearity.  Two linearity 
measurements were made: HD2, which compares the power at the first and 
fundamental harmonics, and IMD, which measures distortion caused by the 
interference between two tones.  Finally, a time-domain signal was recorded.  The 
testing results showed that the Monte Carlo simulations were accurate in predicting 
high variability.  Of five chips and 80 amplifiers tested only one had a gain of >60 dB 
which was within the specifications. Other amplifiers had gains ranging from 27-64 
dB with a worst-case variability for one amplifier version of 23%.  The one 
functioning (>60 dB) amplifier was not sufficiently linear, achieving minimum HD2 
and IMD values at the tested frequencies of -23 to -25 dB and -21 to -29 dB, 
respectively (cf. Chapter 3.3). 
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 As stated earlier, two versions of the amplifier had a pad to access a wire 
connecting the input differential stage and the output voltage buffer.  This pad was 
added specifically for use with external circuitry that could stabilize the performance 
of the amplifiers.  It was found by measuring the current from this pad, that bypassing 
the output voltage buffer, and feeding the current into a current to voltage converter, 
did indeed result in considerably better and more robust performance.  Amplifiers 
using this stabilization circuitry were tested for the same performance criteria as those 
described previously and had gains ranging from 60-68 dB —which was within the 
design specifications of 60-70 dB — and had a worst-case variability for one 
amplifier type of only 3%. The linearity also greatly improved, with minimum HD2 
and IMD values from -65 to -70 and -65 to -75 dB, respectively (cf. Chapter 3.4). 
 
    To further evaluate this probe, I simultaneously connected the one 
functioning >60 dB amplifier and a commercial amplifier to commercial tungsten 
electrodes (FHC model number UEWSHGSE3P1M) and recorded from a fly 
tangential cell.  These recordings were plotted and analyzed in the time and frequency 
domains.  The >60 dB amplifier-recorded neuronal action potentials were comparable 
to those recorded by a commercial amplifier (NPI EXT 10-2F) and did not show 
significant signs of distortion or contamination by noise (cf. Chapter 3.5).  
4.1.1 Conclusion 
The micro-recording probe of sufficient gain and bandwidth I designed had 
spatial dimensions of 3.3x3.5 mm
2
.  Although the manufactured chips were variable 
in performance, I designed a circuit that achieves more consistent results were 
achieved when using an external stabilization circuit to the amplifier. Then the 
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amplifier consistently produced 60dBs of gain, around 2 kHz bandwidth, and very 
high linearity.  Finally, the main requirement of this probe was the ability to record 
neuronal activity from individual neurons in the fly visual system.  The probe was 
suitable to record the activity of motion-sensitive neurons in the fly and the measured 
signals were comparable to signals recorded using a commercial amplifier.   
 
4.2 Future work 
My work can be continued in two directions.  The first would be to use the 
probe with a fly on a mobile robot.  The second is to record from a freely flying fly.  
As well as recording from unrestrained insects, this probe could be used in a wide 
range of areas, including medical applications.  Collaborations with Konstantinos 
Michelakis and Themistoklis Prodromakis from the Institute of Biomedical 
Engineering, Imperial College London, focused on the fabrication of a micro-
electrode chip that could be connected to the probe I developed to advance it into a 
fully functional recording unit. 
4.2.1 Electrodes 
A micro-electrodes chip in combination with my amplifier could be used for 
extracellular recordings of neuronal and muscle activity.   
 Summary and Future work  159 
  
 
Figure 4.1: A) Micro-photograph of 1st generation of electrode chips. The white circle highlights one of the 
eight electrodes, each of which points up from the chip (full length of electrodes exceeds focal range).  
Surrounding the electrodes are 8 gold plated pads, some of which are shorted together and one of which is 
poorly covered. B) The white rectangle highlights one out of 6 negative electrode chip masks.  The red 
rectangle highlights one out of 6 positive electrode chip masks. Each mask has a different electrode 
diameter.  C) Electron-microscope picture of this type of electrode.  D) The electrodes are made from SU-8 
a type of photoresist.  (A) and (B) courtesy Konstantinos Michelakis.  (C) and (D) from (Kim, 2004) 
The design consists of eight individually addressable electrodes on a small 
chip.   The electrodes are fabricated using a photoresist called SU-8.  Through 
exposure to UV light a hardened, tapered column can be built, where each column 
and a connection pad are coated with a gold conducting layer.  The chip is then fixed 
to the top of the amplifier die and wire-bonds connect the amplifiers‟ input pads to the 
pads of the electrode chip.  To enable recordings from multiple neurons, the amplifier 
has 4 channels and each amplifier is equipped with both a measurement and a 
reference connection. The four reference electrodes could be connected to result in a 
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common reference for all channels. The combined chip package would be embedded 
in a substance to protect the wire bonds and to insulate the probe from the fluid in the 
fly head capsule.   
 
Figure 4.2: Electrode chip attached to amplifier chip.  Pads of the electrode and amplifier chips are wire 
bonded.  Vias through the amplifier chip can be used to connect the power supply and output wires.  The 
bonding wires would be embedded in a protective coating for insulation and mechanical protection. 
The micro recording probe also needs output and power supply wires. The 
electrode chip, however, will be fastened to the surface of the amplifier chip facing 
the fly‟s brain and thus blocking access to these wires.  To get around this problem, 
the outputs and power supplies can be connected through vias placed on unused areas 
of the amplifier chip (cf. Chapter 3.1.4.2).   
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Figure 4.3: Back of a fly’s head with a small hole cut displaying the lobula plate with an electrode array 
chip placed on top of it. 
4.2.2 Fly mounted on mobile platform  
The system implemented on a mobile robot would be suitable to study multi-
modal sensory integration under closed-loop conditions where the fly experiences 
input through its sensor systems while moving through the environment.  At the same 
time testing the recording setup on a robot would be easier than on a freely behaving 
fly.    For this, the fly could be fixed to a holder that is attached to the robot. Batteries 
carried by the robot would power the probe and the output wires could be connected 
directly to an I-to-V circuit as described in chapter 3 that enables storage or 
transmission of the data.  
4.2.3 Human Frontiers Science Project 
Our group and three other groups are funded by the Human Frontier Science 
Project Trust to implant a micro-recording device in freely behaving insects, 
including radio frequency transmission of neuronal signals.  These groups include my 
supervisor Dr Holger Krapp, Imperial College; my co-supervisor Dr Drakakis, 
Imperial College; Prof Gabbiani, from Baylor College of Medicine; and Prof 
Egelhaaf, from Bielefeld University.  A post-doc, Dr. Xicai Yue, working for Dr. 
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Drakakis, is developing the next generation of micro-recording chips.  His probe has 
two channels and an A-to-D converter and is 1x1.1mm
2
 (Yue, Peterson, Krapp, & 
Drakakis, 2010).  Another post-doc, Dr Martina Wicklein, working for Dr. Krapp, 
will be testing this probe in hawkmoths and flies.  The ultimate goal of this project is 
to record from freely behaving animals. 
4.2.4 Electronics Work  
 The amplifier consists of a differential stage connected to a voltage buffer.  
This design takes advantage of the high input impedance of the voltage buffer to 
achieve high amplifier gain.  However the resultant amplifiers had large variability in 
gain and bandwidth.  In view of the results obtained when testing and simulating the 
amplifiers‟ performance, the problem of large variability could mostly be attributed to 
the voltage buffer. This problem was solved first of all by a stabilization circuit that 
bypassed the voltage buffer and achieved a robust by using only the differential 
stage‟s output current.  Second, Monte Carlo simulations suggested that the high 
variability in the amplifier performance was possibly due to the poorly defined DC 
point of the input wire to the voltage buffer.  Two alternative approaches could have 
potentially generated better results:  A different buffer design (cf. Chapter 2) or 
adding feedback to stabilized the circuit. 
 
I originally attempted to connect a feedback loop while designing the 
amplifier, but could not achieve an open-loop gain high enough for the closed-loop 
gain to be still >60 dB.  As an alternative route, I could have connected multiple 
amplification stages in series to obtain the required gain.  A lower gain at each of 2-4 
stages with feedback in series might have corrected the problem.  Also, by 
implementing less open-loop gain, I could have added resistors between the 
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differential stage and the voltage buffer to convert the differential stage‟s output 
current into a voltage. Although resistors of lower Ω-values than the input impedance 
of the voltage buffer, would have reduced the gain, but they could have helped 
defining the DC voltage of the input wire to the voltage buffer more effectively.  Such 
modifications to the circuit design may potentially improve the performance of future 
amplifier versions. This work marks the first step into the development of a new 
micro recoding technology that can be used in many applications ranging from basic 
neurophysiological research to medical treatment. 
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 Yue, X., Peterson, K. D., Krapp, H. G., & Drakakis, E. M. (2010). A Low-
power Low-distortion Amplifier for Fly Neural Recordings. 2010 4th 
International Conference on Bioinformatics and Biomedical Engineering 
(iCBBE 2010). Chengdu: IEEE. 
o Oral presentation 
 
 Ejaz N, Peterson KD, & Krapp HG. (2010) Investigating Optomotor Control 
Strategies in the Blowfly using a Brain-machine Interface. J Vis Exp. 
http://www.jove.com/index/details.stp?id=1677, doi: 10.3791/1677 
o Under review 
 
 Ejaz N, Peterson KD, & Krapp HG. Blowfly brain-machine interface: 
Performance of a proportional controller in a closed-loop visual stabilization 
task. ESF-EMBO Symposium, Functional Neurobiology in Minibrains. 2010 
o Poster presentation 
 
 Peterson KD, Yue, X., Drakakis, E. M., & Krapp HG. An implantable micro-
recording probe for the blowfly brain. ESF-EMBO Symposium, Functional 
Neurobiology in Minibrains. 2010 
o Poster presentation 
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 Göttingen Meeting of the German 
Neuroscience Society. 2009 
o Poster presentation 
 
 
166  Bibliography 
  
6 Bibliography 
 
 Ando, N., Shimoyama, I., & Kanzaki, R. (2002). A dual-channel FM 
transmitter for acquisition of flight muscle activities from the freely flying 
hawkmoth, Agrius convolvuli. Journal of Neuroscience Methods , 115, 181-
187. 
 Barron, J. L., Fleet, D. J., & Beauchemin, S. S. (1994). Performance of optical 
flow techniques. Int. J. Comp. Vis. , 12, 43-77. 
 Borst, A., & Haag, J. (2002). Neural networks in the cockpit of the fly. 
Journal of comparative physiology. A, Sensory, neural, and behavioral 
physiology , 188 (6), 419-37. 
 Britten, K. H. (2008). Mechanisms of Self-Motion Perception. Annu. Rev. 
Neurosci. , 31, 389-410. 
 Buchner, E. (1984). Behavioural Analysis of Spatial Vision in Insects. 
Photoreception and Vision in Invertebrates , 561-621. 
 Chiappe, M. E., Seelig, J. D., Reiser, M. R., & Jayaraman, V. (2010). Walking 
modulates speed sensitivity in Drosophila motion vision. Curr. Biol. , 20, 
1470-1475. 
 Cogdell, J. R. (1996). Foundations of Electrical Engineering (2nd ed.). Upper 
Saddle River, NJ, USA: Prentice Hall. 
 Dayan, P., & Abbott, L. F. (2001). Theoretical Neuroscience Computational 
and Mathematical Modeling of Neural Systems. The MIT Press. 
 Egelhaaf, M., & Kern, R. (2002). Vision in flying insects. Current Opinion in 
Neurobiology . 
 Egelhaaf, M., & Reichardt, W. (1987). Dynamic Response Properties of 
Movement Detectors: Theoretical Analysis and Electrophysiological 
Investigation in the Visual System of the Fy. Biological Cybernetics , 56, 69-
87. 
 Ejaz, N., Peterson, K. D., & Krapp, H. G. (2010). Investigating Optomotor 
Control Strategies in the Blowfly using a Brain-machine Interface. J Vis Exp.  
 Franceschini, N. (1975). Sampling of the Visual Environment by the 
Compound Eye of the Fly: Fundamentals and Applications. In A. W. Snyder, 
& R. Menzel (Eds.), Photoreceptor Optics (pp. 98-125). New York: Springer. 
 Bibliography  167 
  
 Frye, M. A., & Dickinson, M. H. (2001). Fly Flight: A Model for the Neural 
Control of Complex Behavior. Neuron , 32, 385-388. 
 Gibson, J. J. (1979). The Ecological Approach to Visual Perception. Boston: 
Houghton Mifflin. 
 Gray, P. R., Hurst, P. J., Lewis, S. H., & Meyer, R. G. (2001). Analysis and 
Design of Analog Integrated Circuits. John Wiley & Sons, Inc. 
 Haag, J., Wertz, A., & Borst, A. (2007). Integration of Lobula Plate Output 
Signals by DNOVS1, an Identified Premotor Descending Neuron. The Journal 
of Neuroscience , 27 (8), 1992-2000. 
 Hambley, A. R. (1994). Electronics A Top-Down Approach to Computer-
Aided Circuit Design. (J. Griffin, Ed.) New York, New York, USA: 
Macmillan Publishing Company. 
 Harrison, R. R., Fotowat, H., Chan, R., Kier, R. J., Leonardo, A., & Gabbiani, 
F. (2010). A Wireless Neural/EMG Telemetry System for Freely Moving 
Insects. Proceedings of the 2010 IEEE International Symposium on Circuits 
and Systems. Paris, France. 
 Hassenstein, v. B., & Reichardt, W. (1953). Der Schluß von Reiz-Reaktions-
Funktionen auf System-Strukturen. Zeitung für Naturforschung , 518-524. 
 Hastings, A. (2006). The Art of Analog Layout (2nd Edition ed.). Pearson 
Education International. 
 Hayes, T. C., & Horowitz, P. (1989). Student Manual for The Art of 
Electronics . Cambridge University Press. 
 Heide, G. (1983). Neural mechanism of flight control in diptera. In W. 
Nachtigall (Ed.), BIONA Report (2nd ed., pp. 35-52). Mainz, Stuttgart, New 
York: Akademie der Wissenschaften und der Literatur zu Mainz and Gustav 
Fischer Verlag. 
 Hengstenberg, R. (1991). Gaze control in the blowfly Calliphora: a 
multisensory two-stage integration process. seminars in The Neurosciences , 
3, 19-29. 
 Hengstenberg, R. (1993). Multisensory control in insect oculomotor systems. 
In F. A. Miles, & J. Wallman (Eds.), Visual Motion and its Role in the 
Stabilization of Gaze (pp. 5285-298). Elsevier Science Publishers B.V. 
 Holzer, R., & Shimoyama, I. (1997). Locomotion Control of a Bio-Robitic 
System via Electric Stimulation. IROS, (pp. 1514-1519). 
 Horowitz, P., & Hill, W. (1989). The Art of Electronics (2nd ed.). Cambridge 
University Press. 
168  Bibliography 
  
 Huston, S. J., & Krapp, H. G. (2009). Nonlinear Integration of Visual and 
Haltere Inputs in Fly Neck Motor Neurons. The Journal of Neuroscience , 29 
(42), 13097-13105. 
 Johns, D., & Martin, K. (1997). Analog Integrated Circuit Design. John Wiley 
& Sons, Inc. 
 Kern, R., Petereit, C., & Egelhaaf, M. (2001). Neural Processing of 
Naturalistic Optic Flow. The Journal of Neuroscience , 21 (8). 
 Kern, R., van Hateren, J. H., Michaelis, C., Lindemann, J. P., & Egelhaaf, M. 
(2005). Function of a Fly Motion-Sensitive Neuron Matches Eye Movements 
during Free Flight. PLoS Biology , 3 (6), 1130-1138. 
 Kim, e. a. (2004). A tapered hollow metallic microneedle array using backside 
exposure of SU-8. J. Micromech. Microeng. , 14, 597-603. 
 Kimmerle, B., & Egelhaaf, M. (2000). Performance of Fly Visual Interneurons 
during Object Fixation. The Journal of Neuroscience , 20 (16), 6256-6266. 
 Koenderink, J. J., & van Doorn, A. J. (1987). Facts on Optic Flow. Biological 
Cybernetics , 56, 247-254. 
 Krapp, H. G. (2008). Estimation of self-motion for flight and gaze 
stabilization. Navigation , 55, 147-158. 
 Krapp, H. G., & Hengstenberg, R. (1996). Estimation of self-motion by optic 
flow processing in single visual interneurons. Nature , 384, 463-466. 
 Krapp, H. G., & Wicklein, M. (2008). Central Processing of Visual 
Information in Insects. In A. I. Basbaum, A. Kaneko, G. M. Shepherd, & G. 
Westheimer (Eds.), The Senses: A Comprehensive Reference, Vision 1 (Vol. 1, 
pp. 131-204). San Diego: Elsevier. 
 Krapp, H. G., Hengstenberg, B., & Hengstenberg, R. (1998). Dendritic 
Structure and Receptive-Field Organization of Optic Flow Processing 
Interneurons in the Fly. Journal of Neurophysiology , 1902-1917. 
 Krapp, H. G., Hengstenberg, R., & Egelhaaf, M. (2001). Binocular 
Contributions to Optic Flow Processing in the Fly Visual System. Journal of 
Neurophysiology , 85, 724-734. 
 Land, M. F. (1997). Visual Acuity in insects. Annual Review of Entomology , 
42, 147-77. 
 Lyons, R. G. (1997). Understanding Digital Signal Processing. Addison-
Wesley. 
 Maimon, G., Straw, A. D., & Dickinson, M. H. (2010). Active flight increases 
the gain of visual motion processing in Drosophila. Nature Neuroscience , 13 
(3), 393-399. 
 Bibliography  169 
  
 Maloberti, F. (2001). Analog Design for CMOS VLSI Systems. Kluwer 
Academic Publishers. 
 Miles, F. A., & Wallman, J. (Eds.). (1993). Visual Motion and its Role in the 
Stabilization of Gaze. Amsterdam: Elsevier. 
 Nalbach, G., & Hengstenberg, R. (1994). The halteres of the blowfly 
Calliphora II. Three-dimensional organization of compensatory reactions to 
real and simulated rotations. Journal of Comparative Physiology A , 175, 695-
708. 
 Parsons, M. M., Krapp, H. G., & Laughlin, S. B. (2006). A motion-sensitive 
neurone responds to signals from the two visual systems of the blowfly, the 
compound eyes and ocelli. The Journal of Experimental Biology , 209, 4464-
4474. 
 Parsons, M. M., Krapp, H. G., & Laughlin, S. B. (2010). Sensor Fusion in 
Identified Visual Interneurons. Current Biology , 20, 624-628. 
 Razavi, B. (2001). Design of Analog CMOS Integrated Circuits. New York, 
NY, USA: McGraw-Hill Higher Education. 
 Reichardt, W. (1957). Autokorrelations-Auswertung als Funktionsprinzip des 
Zentralnervensystems (bei der optischen Bewegungswahrnehmung eines 
Insktes). Zeitung für Naturforschung , 12 b, 448-457. 
 Reichardt, W., & Egelhaaf, M. (1988). Properties of Individual Movement 
Detectors as Derived from Behavioural Experiments on the Visual System of 
the Fly. Biological Cybernetics , 58, 287-294. 
 Sarpeshkar, R., Wattanapanitch, W., Rapoport, B. I., Arfin, S. K., Baker, M. 
W., Mandal, S., et al. (2007). Low-Power Circuits for Brain-Machine 
Interfaces. IEEE International Symposium on Circuits and Systems (pp. 2068-
2071). IEEE. 
 Schuppe, H., & Hengstenberg, R. (1993). Optical properties of the ocelli of 
Calliphora erythrocephala and their role in the dorsal light response. Journal 
of Comparative Physiology A , 173, 143-149. 
 Sherman-Gold, R. (Ed.). (2008). The Axon Guide A Guide to 
Electrophysiology & Biophysics Laboratory Techniques (3rd Edition ed.). 
Molecular Devices (now part of MDS Analytical Technologies). 
 Song, W., Wang, Y., Chai, J., Li, Q., Yuan, K., & Han, T. (2006). A Wireless 
Miniature Device for Neural Stimulating and Recording in Small Animals. 
ICNC , 884-893. 
 Takeuchi, S., & Shimoyama, I. (2004). A Radio-Telemetry System with a 
Shape Memory Alloy Microelectrode for Neural Recording of Freely Moving 
Insects. IEEE Transactions on Biomedical Engineering , 51 (1), 133-137. 
170  Bibliography 
  
 Taylor, G. M., & Krapp, H. H. (2007). Sensory Systems and Flight Stability. 
What do Insects Measure and Why? Advances in Insect Physiology , 34, 231-
316. 
 Tsividis, Y. (2002). Mixed Analog-Digital VLSI Devices and Technology. 
World Scientific Publishing Co. Pte. Ltd. 
 Warzecha, A.-K., & Egelhaaf, M. (1996). Intrinsic Properties of Biological 
Motion Detectors Prevent the Optomotor Control System from Getting 
Unstable. Philosophical Transactions: Biological Sciences , 351 (1347), 1579-
1591. 
 Wertz, A., Borst, A., & Haag, J. (2008). Nonlinear Integration of Binocular 
Optic Flow by DNOVS2, a Descending Neuron of the Fly. The Journal of 
Neuroscience , 28 (12), 3131-3140. 
 Yue, X., Peterson, K. D., Krapp, H. G., & Drakakis, E. M. (2010). A Low-
power Low-distortion Amplifier for Fly Neural Recordings. 2010 4th 
International Conference on Bioinformatics and Biomedical Engineering 
(iCBBE 2010). Chengdu: IEEE. 
 
